

Digital Design and Computer Architecture: ARM® Edition

Sarah L. Harris and David Money Harris, © Elsevier 2015

Errata List as of 28 April 2020

Chapter	Page	Errata
4	223	HDL Example 4.39: Replace 27 with 22 (so that the reset delay matches HDL Example 7.12).
4	223-224	HDL Example 4.39: \$finish → \$stop (in both instances in the SystemVerilog and VHDL panels).
5	260	Figure 5.32: The counter's output should be $Q_{N-1:0}$ (instead of $Q_{3:0}$)
6	333	Figure 6.22: bit 4 should be 0 (instead of 1) for the Memory format instruction with register Src2.
6	381	Exercise 6.42: "...L1 is at memory address 0x10024." → "...L1 is at memory address 0x9024."
6	382	Exercise 6.43: "...L2 is at memory address 0x1305C." → "...L2 is at memory address 0x9305."
6	383	Question 6.7 should have a period at the end of it.
7	418	Added sentence at the end of the page: "To accommodate storing the PC to memory, for example <code>STR R15, [R7, #8]</code> , <code>ResultSrc</code> must be 00 in the S2: MemAdr state."
7	421-423	Figures 7.39-7.41: The S2: MemAdr state should have <code>ResultSrc = 00</code> .
7	428	Figure 7.44(b): The pipeline registers should end above the ResultW signal feeding back (as in Figure 7.45).
7	453	Figure 7.60: See the textbook companion materials (HDL Examples) for an assembly program that
7	478	Exercise 7.4(b): "LSR with an immediate shift amount"
7	478	Exercise 7.3(b): "LSL with an immediate shift amount"
7	479	Exercise 7.13(a): "ASR with an immediate shift amount"
7	479	Exercise 7.13(d): "ROR with an immediate shift amount"
7	481	Exercise 7.25: "B LOOP" should be on the same line.
9 online	531.e40	In <code>vga.sv</code> each instance of <code>hcnt</code> and <code>vcnt</code> should be replaced with <code>x</code> and <code>y</code> , respectively.
App B	536	Table B.1: "TST Rd, Rn, Src2" → "TST Rn, Src2"
App B	536	Table B.1: "TEQ Rd, Rn, Src2" → "TEQ Rn, Src2"
App B	537	Table B.1: ROR, Operation should be: Rd → Rm ror Src2.
App B	538	Figure B.3, upper figure: bit 4 should be 0 (instead of 1) for the Memory format instruction with register Src2.
6	368	"Thease features..." → "These features..."
6	315	Code Example 6.19: The L3 label should not be indented.
1	42	Exercise 1.52(b): 1101^2 → 1101_2