

Introduction to Computer Architecture (E114)

Harris

Spring 1999

Syllabus

Instructor

David Harris Parsons 374 x73623 David_Harris@hmc.edu

Schedule

Lecture: MWF 9-10 / 10-11
Office Hours: M11-12, T13-16, F11-12, or by appointment

Text

Patterson & Hennessy, *Computer Organization & Design*, 2nd Edition Morgan Kaufmann 1998

Electronic Communication

Class web page: <http://www3.hmc.edu/~harris/class/e114>
Class email list: eng-114-1-1 / eng-114-2-1

Be sure to check that you are on the class email list. You should have received email before the beginning of classes. If you did not receive mail, add yourself to the list or risk missing important late-breaking announcements. To subscribe, send email to listkeeper@hmc.edu with one line in the body:

subscribe <list-name> (where you choose section 1 or section 2)

Grading

Labs:	25%
Problem Sets:	20%
Participation:	5%
Midterms:	15% each
Final:	20%

Late labs and homework will not be accepted. Your lowest lab and homework score will be dropped before the average is calculated. You are welcome to discuss labs and problem sets with other students or with the instructor **after** you have made an effort by yourself. However, you should turn in your own work, not work identical to that of another student. **It is an honor code violation to simply copy someone else's work.**

Tentative Schedule

The following schedule is a tentative plan that may change during the semester. The deadlines, however, are fixed unless otherwise notified; *do not assume* that they will change just because the lecture schedule changes.

Date	Reading	Lecture	Deadlines
W0 20-Jan 22-Jan	1.1-1.8	Introduction: Digital Abstraction & Static Discipline Truth Tables and Logic Gates	
W1 25-Jan 27-Jan 29-Jan	B1-2 B4-5	Boolean Expressions and Algebra Dynamics: timing issues, hazards, K maps Sequential blocks: RS latches, D latches, flops, clocking	Lab 1 due Problem Set 1 due
W2 1-Feb 3-Feb 5-Feb	B6 B7	Finite State Machines Timing constraints: setup, hold, prop, cont, metastability, synchronization Building blocks: muxes, decoder, priority encoders, counters, shift regs	Lab 2 due Problem Set 2 due
W3 8-Feb 10-Feb 12-Feb	B3 4.1-4.2 4.3-4.5	ROMs, PLAs, RAMs, FPGAs Number Systems: fixed and floating point, positive & negative Arithmetic: addition & subtraction	Lab 3 due Problem Set 3 due
W4 15-Feb 17-Feb 19-Feb	4.6, 4.8	Arithmetic: multiplication Midterm <slop>	First Midterm
W5 22-Feb 24-Feb 26-Feb	3.1-3.4 3.5-3.6 3.7-3.8	Instruction Set, Registers Branches & Calls Addressing Modes	Lab 4 due Problem Set 4 due
W6 1-Mar 3-Mar 5-Mar	3.9-3.15 2.1-2.9	Arrays & Pointers Performance measurement Verilog Modeling	Lab 5 due Problem Set 5 due
W7 8-Mar 10-Mar 12-Mar	5.1-5.2 5.3, C1-2 5.4, C3	Building datapaths Generating control Multicycle implementation	Lab 6 due Problem Set 6 due
W8		Spring break	R & R
W9 22-Mar 24-Mar 26-Mar	5.5, C4-6 5.6-5.10	Microprogrammed control Emulation, x86 uops Exceptions	Lab 7 due Problem Set 7 due
W10 29-Mar 31-Mar 2-Apr	6.1-6.3 6.4-6.7 7.1	Pipelining Pipeline hazards, stalls Memories: latency & throughput	Lab 8 due Problem Set 8 due
W11 5-Apr 7-Apr 9-Apr	7.2-7.3 7.4	Caches Second Midterm Virtual Memory	Second Midterm
W12 12-Apr 14-Apr 16-Apr	7.5-7.9 8.1-8.4	Memory Hierarchy FPGAs, ASICs, Custom Chips I/O: Busses, polling & interrupts, memory mapping, performance	Lab 9 due Problem Set 9 due
W13 19-Apr 21-Apr 23-Apr	8.5-8.10	I/O: File systems Operating systems: processes Operating systems: synchronization & communication, semaphores	Lab 10 due Problem Set 10 due
W14 26-Apr 28-Apr 30-Apr	9.1-9.4 9.5-9.10 6.8	Parallel processing Parallel programming Advanced architecture: superscalar, dynamic execution	Lab 11 due Problem Set 11 due
W15 3-May 5-May	6.9-6.12	Case study: Pentium II Architecture trends	Design Competition