

Midterm Review

- Logic Levels
- Number Systems
- CMOS Transistors
- Power Consumption
- Combinational Logic Design
- Finite State Machines
- Timing
- Verilog
- Arithmetic Circuits





Lecture 11 <2>

Logic Levels

- Assign V_{IH}, V_{IL}, V_{OH}, V_{OL} to maximize noise margins $|V_{OH} V_{IH}|$, $|V_{OL} V_{IL}|$
- Normally at the unity gain points
- If the curve has many bends, pick the ones to maximize noise margins





Lecture 11 <3>

Logic Levels: Example

- What is the logic function?
- What are the logic levels?

$$V_{IL} = V_{IH} = V_{OL} = V_{OH} =$$

What are the noise margins?







Lecture 11 <4>



Logic Levels: Compatibility

Consider two logic families

A: $V_{IL} = 1$, $V_{IH} = 2.3$, $V_{OL} = 0.4$, $V_{OH} = 2.9$ B: $V_{IL} = 2$, $V_{IH} = 3$, $V_{OL} = 1.1$, $V_{OH} = 3.2$ Can A drive itself? Can B drive itself? Can A drive B? Can B drive A?





Lecture 11 <5>

Number Systems: Signed and Unsigned

Find decimal value of 101₂ interpreted as:

- Unsigned:
- Sign/Magnitude:
- Two's Complement:



Digital Design and Computer Architecture: ARM[®] Edition © 2019

Lecture 11 <6>



Number Systems: Negative Numbers

Write 19 as a 6-bit binary number:

19 =

Write -19 as a 6-bit binary number

Two's complement

Invert the bits and add 1

Sign/Magnitude



Digital Design and Computer Architecture: ARM[®] Edition © 2019

Lecture 11 <7>



Number Systems: Bases

Write 37₁₀ in other bases Hexadecimal: Binary:



Lecture 11 <8>



CMOS Transistors

- Design nMOS pull-down network
 - Series for AND, parallel for OR
- pMOS pull-up network is complement
- CMOS gates are inherently inverting
- Add another stage to get non-inverting





Lecture 11 <9>

CMOS Transistors: OR3

- Sketch a 3-input OR gate
 - Use NOR3 + inverter
 - NOR3: nMOS in parallel, hence pMOS in series





Lecture 11 <10>

CMOS Transistors: AOI

- Sketch an AND-OR-INVERT gate Y = ~(AB+C)
 - nMOS network
 - A and B in series. This stack in parallel with C
 - pMOS network is complement
 - A and B in parallel. This stack in series with C





Lecture 11 <11>

Switches and LEDs

- Switch:
 - Choose R big enough to limit power, small enough to keep a good logic level if I_{load} is leakage current.
 - $P = V_{DD}^2/R$
 - $V_{out} = I_{load} * R < V_{IL}$
- Light Emitting Diode
 - Choose R small enough to make the LED bright, large enough to not overstress I_{OH} of the gate driving V_{in}.
 - I_D ~ (V_{in}-2) / R
 - 5 mA is visible in room lighting and near max I_{OH} of many gates





Lecture 11 <12>





Power Consumption

- $P = P_{dynamic} + P_{static} = \alpha C V_{DD}^2 f + I_{static} V_{DD}$
 - α = activity factor:
 - 1 for clocks rising and falling each cycle
 - 0.5 for data signal switching once per cycle
 - 0.5p for data signal switching with probability p
- Know your units
 - K = 10³, M = 10⁶, G = 10⁹, T=10¹²
 - m = 10⁻³, μ = 10⁻⁶, n = 10⁻⁹, p = 10⁻¹², f=10⁻¹⁵







Power Consumption: Example

- V_{DD} = 0.707 V
- 1000 flip-flops clocked at 1 GHz. For each:
 - 100 nA leakage
 - 5 fF of clock capacitance
 - 20 fF capacitance on Q
 - 10% of inputs change on any given cycle
- Idle power = P_{static} =
- Running power = P_{static} + $P_{dynamic}$ = 70.7 μ W +





Combinational Logic Design

- Output depends on current inputs
- Write truth table
- Circle 1's to find sum of products
- Simplify with Boolean algebra or inspection





Lecture 11 <15>

Combinational Logic: Example

• Write a truth table & eqn for

Α	В	С	Υ	
0	0	0		V -
0	0	1		I —
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		





Lecture 11 <16>



Combinational Logic: K-Map

• Write inputs in Gray code order 00 01 11 10

 $Y \equiv$

- Populate grid
- Circle 1's in boxes 1, 2, or 4 on a side
- Optionally circle Xs if it simplifies

		AB					
		00	01	11	10		
CD	00	0	1	Х	1		
	01	0	1	1	0		
	11	0	0	0	0		
	10	Х	0	0	1		







Sequential Circuits

- Sequential circuits: output depends on previous as well as current inputs
- Flip-flops
 - On the rising edge of CLK, Q gets D.
 - Enables
 - Reset: synchronous or asynchronous
- Synchronous sequential design: every element is combinational or a flip-flop, and all flops share the same clock. Easy to analyze.





Lecture 11 <18>

Finite State Machines

- State transition diagram
- State encodings
- Next state and output tables
- Derive and simplify Boolean equations
- Sketch circuit
- Inverse problems: derive diagram from circuit



Moore Vs. Mealy Machines

- Moore:
 - output depends only on state.
 - labeled in bubbles





- Mealy:
 - output depends on state and inputs
 - labeled on arcs







Lecture 11 <20>



Inverse FSM Problems

- Derive FSM state transition diagram from circuit
- Trace FSM
 - Start in reset state
 - For each state being explored
 - Determine next state for each input pattern
 - Determine output









Timing





Lecture 11 <22>

 $T_c \ge$



Digital Design and Computer Architecture: ARM[®] Edition © 2019



Metastability

For each sample, probability of failure is:





Lecture 11 <23>



Verilog

- Think of the logic you want first
- Use Verilog as shorthand for logic
- Pick the appropriate idiom for each element





ELSEV

Verilog Idioms: Combinational Logic

Combinational Logic with Boolean Eqns.

```
assign y = (a \& b) \land (c | \sim d);
Multiplexers
      assign y = s? d1 : d0;
Comb logic with truth tables
      always comb
            casez(in)
                   3'blxx: y <= 2'bl1;
                   3'b01x: y <= 2'b10;
                   3'b001: y <= 2'b01;
                   default: y \le 2'b00;
            endcase
```





Verilog Idioms: FSMs

typedef enum logic [1:0] {S0, S1, S2} statetype; statetype state, nextstate;

// state register

// next state logic

```
always_comb
case (state)
S0: if (a) nextstate = S1;
else nextstate = S0;
S1: nextstate = S2;
S2: if (a) nextstate = S2;
else nextstate = S0;
default: nextstate = S0;
endcase
```

// output logic

```
assign q = (state == S2);
endmodule
```



Digital Design and Computer Architecture: ARM[®] Edition © 2019

so a S1 Q=0 Q=0 Q=1 A a a A

Lecture 11 < 26>



Verilog Idioms: Structural

```
mux2 lsbmux(d0[3:0], d1[3:0], s, y[3:0]);
mux2 msbmux(d0[7:4], d1[7:4], s, y[7:4]);
endmodule
```





Lecture 11 < 27>

Adders

Ripple Carry



Carry Lookahead



Parallel Prefix





Digital Design and Computer Architecture: ARM[®] Edition © 2019

