

# Lecture 20: PLLs and DLLs

NEIL H. E. WESTE DAVID MONEY HARRIS

# Outline

- □ Clock System Architecture
- Phase-Locked Loops
- Delay-Locked Loops




## **Clock Generation**


- □ Low frequency:
  - Buffer input clock and drive to all registers
- High frequency
  - Buffer delay introduces large skew relative to input clocks
    - Makes it difficult to sample input data
  - Distributing a very fast clock on a PCB is hard

## **Zero-Delay Buffer**

- □ If the periodic clock is delayed by T<sub>c</sub>, it is indistinguishable from the original clock
- Build feedback system to guarantee this delay



4




## **Phase and Frequency**

□ Analyze PLLs and DLLs in term of phase  $\Phi(t)$  rather than voltage v(t)  $\Phi(t)$ 

$$clk = \begin{cases} 1 & \Phi(t) \mod 2\pi < \pi \\ 0 & \Phi(t) \mod 2\pi \ge \pi \end{cases}$$

$$\Phi(t) = 2\pi \int_{0}^{t} f(t) dt$$



Input and output clocks may deviate from locked phase

- Small signal analysis

 $\Phi_{\rm in}(t) = \Phi(t) + \Delta \Phi_{\rm in}(t)$  $\Phi_{\rm out}(t) = N\Phi(t) + \Delta \Phi_{\rm out}(t)$ 


22: PLLs and DLLs

# **Linear System Model**


- ❑ Treat PLL/DLL as a linear system
  - Compute deviation DF from locked position
  - Assume small deviations from locked
  - Treat system as linear for these small changes
- □ Analysis is not valid far from lock
  - e.g. during acquisition at startup
- Continuous time assumption
  - PLL/DLL is really a discrete time system
    - Updates once per cycle
  - If the bandwidth << 1/10 clock freq, treat as continuous</li>
- Use Laplace transforms and standard analysis of linear continuous-time feedback control systems

# Phase-Locked Loop (PLL)


#### □ System




#### Linear Model



## **Voltage-Controlled Oscillator**




# **Alternative Delay Elements**



22: PLLs and DLLs


### **Frequency Divider**




$$\Delta f_{\rm fb} = \frac{\Delta y_{\rm out}}{N}$$
$$\Delta \Phi_{\rm fb} = \frac{\Delta \Phi_{\rm out}}{N}$$

22: PLLs and DLLs

### **Phase Detector**



#### Often built from phase-frequency detector (PFD)




22: PLLs and DLLs

### **Phase Detector**


 Convert up and down pulses into current proportional to phase error using a charge pump

$$\frac{I_{pd}\left(s\right)}{\Phi_{\rm err}\left(s\right)} = \frac{I_{\rm cp}}{2\pi} = K_{pd}$$





CMOS VLSI Design 4th Ed.



22: PLLs and DLLs

CMOS VLSI Design 4th Ed.

# **PLL Loop Dynamics**

□ Closed loop transfer function of PLL

$$H(s) = \frac{\Delta \Phi_{\text{out}}(s)}{\Delta \Phi_{\text{in}}(s)} = \frac{K_{pd}\left(R + \frac{1}{sC}\right)\frac{2\pi K_{\text{vco}}}{s}}{1 + \frac{1}{N}K_{pd}\left(R + \frac{1}{sC}\right)\frac{2\pi K_{\text{vco}}}{s}}{s}$$

□ This is a second order system

$$H(s) = N \frac{2\zeta\omega_n s + \omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2} \qquad \omega_n = \sqrt{\frac{I_{cp}K_{vco}}{NC}}$$
$$\zeta = \frac{\omega_n}{2}RC$$

 $\omega_n$  indicates loop bandwidth

 $\Box \zeta$  indicates damping; choose 0.7 – 1 to avoid ringing


22: PLLs and DLLs

# **Delay Locked Loop**


- Delays input clock rather than creating a new clock with an oscillator
- Cannot perform frequency multiplication
- More stable and easier to design
  - 1<sup>st</sup> order rather than 2<sup>nd</sup>
- □ State variable is now time (T)
  - Locks when loop delay is exactly  $\rm T_{c}$
  - Deviations of  $\Delta T$  from locked value

# **Delay-Locked Loop (DLL)**

□ System




Linear Model





# **Delay Line**

#### Delay input clock




Typically use voltage-controlled delay line





### **Phase Detector**

Detect phase error




□ Typically use PFD and charge pump, as in PLL

$$\frac{I_{pd}\left(s\right)}{T_{\rm err}\left(s\right)} = \frac{I_{cp}}{T_{c}}$$

22: PLLs and DLLs

## **Loop Filter**

Convert error current
into control voltage



- Integral control is sufficient
- Typically use a capacitor as the loop filter

# **DLL Loop Dynamics**

□ Closed loop transfer function of DLL

$$H(s) = \frac{\Delta T_{\text{out}}(s)}{\Delta T_{\text{in}}(s)} = \frac{1}{s\tau + 1}$$

□ This is a first order system

$$\tau = \frac{1}{K_{pd}K_{I}K_{vcdl}} = \frac{CT_{c}}{I_{cp}K_{vcdl}}$$

 $\Box \ \tau \text{ indicates time constant (inverse of bandwidth)}$ - Choose at least 10T<sub>c</sub> for continuous time approx.

22: PLLs and DLLs

CMOS VLSI Design 4th Ed.