

E158 Final Project Grading Sheet

Project:

Designers:

Checkoff

| | |
|------------------------------|-----------------|
| Proposed Project Difficulty | ___ / 10 |
| Project Meets Specifications | ___ / 5 |
| Schematic Quality | ___ / 4 |
| Layout Quality | ___ / 4 |
| Implementation | |
| Project In Pad Frame | ___ / 2 |
| DRC | ___ / 2 |
| ERC | ___ / 2 |
| NCC | ___ / 3 |
| Simulation | ___ / 3 |
| Total | ___ / 35 |

Final Report

| | |
|--|--------------------|
| Color Chip Plot | ___ / 1 |
| attractive and legible | |
| Functional Overview | ___ / 3 |
| clear to other engineers | |
| Chip Pinout | ___ / 1 |
| padframe labeled with pin names, input/output/bidir | |
| Chip Floorplan | ___ / 2 |
| captions and dimensions of final design | |
| Area and Design Time Data | ___ / 3 |
| table listing area and design time for each cell in the design | |
| Simulation Results | ___ / 5 |
| description of simulations performed include a few pages of key waveforms convince reader design works estimate maximum operating speed | |
| Verification Results | ___ / 1 |
| DRC, ERC, NCC pass | |
| Postfabrication Test Plan | ___ / 3 |
| clear to other engineers include set of IRSIM vectors to test chip | |
| Schematics / Verilog | ___ / 2 |
| complete set of drawn schematics and Verilog for synthesized blocks legible and well-commented | |
| Layout | ___ / 2 |
| complete set of layout clean and efficient | |
| Project submitted | |
| report submitted in PDF form | ___ / 1 |
| CIF & all libraries submitted | ___ / 1 |
| IRSIM .cmd file submitted | ___ / 1 |
| International collaboration (if applicable) | ___ / 3 |
| communication methods used reflections on project | |
| Total | ___ / 26-29 |