

E158 Final Project Grading Sheet

Project:

Designers:

Checkoff

Proposed Project Difficulty	___ / 5
Project Meets Specifications	___ / 5
Implementation Quality	___ / 5
Project Fits Tiny Chip	___ / 2
DRC	___ / 2
ERC	___ / 2
NCC	___ / 3
Simulation	___ / 3
Total	___ / 27

Final Report

Color Chip Plot	___ / 1
attractive and legible	
Functional Overview	___ / 3
clear to other engineers	
Chip Pinout	___ / 1
padframe labeled with pin names, input/output/bidir	
Chip Floorplan	___ / 2
captions and dimensions of final design	
Area and Design Time Data	___ / 3
table listing area and design time for each cell in the design	
Simulation Results	___ / 3
description of simulations performed include a few pages of key waveforms convince reader design works	
Verification Results	___ / 1
DRC, ERC, NCC pass	
Postfabrication Test Plan	___ / 3
clear to other engineers	
Schematics / Verilog	___ / 3
complete set of drawn schematics and Verilog for synthesized blocks legible and well-commented	
Layout	___ / 3
complete set of layout clean and efficient	
PDF Submitted	___ / 1
report submitted in electronic form	
Total	___ / 24