

# FPGA Documentation

Lecture 05

Josh Brake

Harvey Mudd College

# Outline

- Documentation Overview
- FPGA documentation Bingo
- Manual design mapping exercise
- Quick basic testbench review











# Learning Objectives

By the end of this lecture you should be able to...

- Find basic specs in the FPGA documentation to answer questions about your system like DC logic levels, max clock speed, etc.
- Determine the number of logic cells required by simple Verilog modules.
- Recall how to write a Verilog testbench

# Lattice iCE40UP Documentation

## Documentation

Quick Reference	Technical Resources	Information Resources	Downloads		
<a href="#">Key Documents</a> <a href="#">Data Sheet</a> <a href="#">Application Note</a> <a href="#">Pin &amp; Package</a> <a href="#">User Manual</a>	<a href="#">Reference Design</a> <a href="#">Product Change Notification</a> <a href="#">Schematic</a>	<a href="#">Product Brochure</a> <a href="#">Quality Assurance</a> <a href="#">White Paper</a>	<a href="#">IBIS Model</a>		
  TITLE <span>▼</span>	NUMBER	VERSION	DATE	FORMAT	SIZE
<input type="checkbox"/> <input type="checkbox"/> <a href="#">iCE40 UltraPlus Family Data Sheet</a> 	FPGA-DS-02008	2.0	9/20/2021	PDF	1.1 MB
<input type="checkbox"/> <input type="checkbox"/> <a href="#">Memory Usage Guide for iCE40 Devices</a> 	FPGA-TN-02002	1.7	10/14/2020	PDF	954.3 KB
<input type="checkbox"/> <input type="checkbox"/> <a href="#">iCE40 I2C and SPI Hardened IP Usage Guide</a> 	FPGA-TN-02010	1.7	9/11/2020	PDF	1.3 MB
<input type="checkbox"/> <input type="checkbox"/> <a href="#">iCE40 SPRAM Usage Guide</a> 	FPGA-TN-02022	1.3	4/16/2021	PDF	912.9 KB
<input type="checkbox"/> <input type="checkbox"/> <a href="#">iCE40 Hardware Checklist</a> 	FPGA-TN-02006	2.0	3/10/2022	PDF	355.4 KB
<input type="checkbox"/> <input type="checkbox"/> <a href="#">iCE40 Oscillator Usage Guide</a> 	FPGA-TN-02008	1.7	1/25/2021	PDF	675 KB
<input type="checkbox"/> <input type="checkbox"/> <a href="#">iCE40 sysCLOCK PLL Design and User Guide</a> 	FPGA-TN-02052	1.4	4/30/2022	PDF	1.3 MB
<input type="checkbox"/> <input type="checkbox"/> <a href="#">iCE40 LED Driver User Guide</a> 	FPGA-TN-02021	1.5	11/29/2021	PDF	2 MB

# Lattice iCE40UP Documentation

- Info on FPGA chip itself
  - DC logic levels
  - Timing information
  - Package dimensions
  - Pinout information
  - Block diagrams of internal components



**iCE40 UltraPlus Family Data Sheet**

**Data Sheet**

FPGA-DS-02008-2.0



**Package Diagrams**

**Data Sheet**

FPGA-DS-02053-6.8

# UPduino Documentation

Specs specific to the UPduino board

- Schematics
- Supporting hardware
- Programming instructions

## UPduino Documentation

### tinyVision.ai

#### UPduino v3.0: PCB Design Files, Designs, Documentation

The UPduino v3.0 is a small, low-cost FPGA board. The board features an on-board FPGA programmer, flash and LED with \_all\_ FPGA pins brought out to easy to use 0.1" header pins for fast prototyping.

The tinyVision.ai UPduino v3.0 Board Features:

- Lattice UltraPlus ICE40UP5K FPGA with 5.3K LUTs, 1Mb SPRAM, 120Kb DPRAM, 8 Multipliers
- FTDI FT232H USB to SPI Device
- \_ALL\_ 32 FPGA GPIO on 0.1" headers
- \_ALL\_ FTDI pins brought to test points
- 4MB SPI Flash
- RGB LED
- On board 3.3V and 1.2V Regulators, can supply 3.3V to your project
- Open source schematic and layout using KiCAD design tools
- Integrated into the open source [APIO toolchain](#)

# FPGA Documentation Bingo







# Manual Design Mapping

Going from Verilog HDL to logic cells

- 2-input AND: \_\_\_\_\_
- 4-input AND: \_\_\_\_\_
- 5-input AND: \_\_\_\_\_
- 16-input AND: \_\_\_\_\_
- Arbitrary function of 5 inputs: \_\_\_\_\_
- Arbitrary function of 6 inputs: \_\_\_\_\_  
\_\_\_\_\_
- 2 inverters: \_\_\_\_\_
- Divide by 3 counter: \_\_\_\_\_

# Wrap up

- FPGA documentation contains important information like logic levels and timing specs
- Learning to navigate the documentation is a skill that must be practiced. Try to browse instead of search.
- As a hardware designer, you should be able to explain how many logic cells

# Announcements/Reminders