# Direct Memory Access (DMA)

Lecture 20 Microprocessor-based Systems (E155) Prof. Josh Brake



## Outline

- What is Direct Memory Access?
- How does DMA work on the STM32F401RE?
- Bitfields with CMSIS
- Activity

### Recall STM32F401RE System Architecture



Figure 1. System architecture

1. STM32F401xB/C: 128 KBytes / 256 KBytes Flash with 64 KBytes SRAM. STM32F401xD/E: 384 KBytes / 512KBytes Flash with 96 KBytes SRAM.

## **Direct Memory Access**

- Used to provide high-speed data transfer between peripherals and memory without CPU action
- DMA controller connects to the AHB bus with an independent FIFO to optimize bandwidth
- STM32F401RE has two DMA controllers with 8 streams each (total of 16 streams)
- Each stream has 8 channels

## **DMA Block Diagram**

- 3 modes
  - Peripheral-to-memory
  - Memory-to-peripheral
  - Memory-to-memory



DMA block diagram Figure 22 p. 168 from STM32F401RE Reference Manual (PDF)

#### **DMA** Controller Implementation



Figure 23. System implementation of the two DMA controllers (STM32F401xB/C and STM32F401xD/E)

DMA block diagram Figure 23 p. 169 from STM32F401RE Reference Manual (PDF)

#### **DMA Channel Selection**



#### Figure 24. Channel selection

## DMA1 Request Mapping Table

#### Table 28. DMA1 request mapping (STM32F401xB/C and STM32F401xD/E)

Peripheral requests	Stream 0	Stream 1	Stream 2	Stream 3	Stream 4	Stream 5	Stream 6	Stream 7
Channel 0	SPI3_RX	-	SPI3_RX	SPI2_RX	SPI2_TX	SPI3_TX	-	SPI3_TX
Channel 1	I2C1_RX	I2C3_RX	-	-	-	I2C1_RX	I2C1_TX	I2C1_TX
Channel 2	TIM4_CH1	-	I2S3_EXT_RX	TIM4_CH2	I2S2_EXT_TX	I2S3_EXT_TX	TIM4_UP	TIM4_CH3
Channel 3	I2S3_EXT_RX	TIM2_UP TIM2_CH3	I2C3_RX	I2S2_EXT_RX	I2C3_TX	TIM2_CH1	TIM2_CH2 TIM2_CH4	TIM2_UP TIM2_CH4
Channel 4	-	-	-	-	-	USART2_RX	USART2_TX	-
Channel 5	-	-	TIM3_CH4 TIM3_UP	-	TIM3_CH1 TIM3_TRIG	TIM3_CH2	-	ТІМ3_СНЗ

### **DMA Stream Configuration Register**

#### 9.5.5 DMA stream x configuration register (DMA\_SxCR) (x = 0..7)

This register is used to configure the concerned stream.

Address offset: 0x10 + 0x18 × *stream number* 

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved			CHSEL[2:0]			MBURST [1:0]		PBURST[1:0]		Reser-	СТ	DBM	PL[	1:0]	
	Reser	veu		rw	rw	rw	rw	rw	rw	rw	ved	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PINCOS	MSIZ	E[1:0]	PSIZ	E[1:0]	MINC	PINC	CIRC	DIR	[1:0]	PFCTRL	TCIE	HTIE	TEIE	DMEIE	EN
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

### **CMSIS Structures for Bitfields**

- <x> The name of the bitfield syntax is
   <Peripheral Name>\_<Register Name>\_<Bitfield Name>
- <x>\_Pos position in register of lsb of the bitfield
- <x>\_Msk masked out bits (1's shifted by <x>\_Pos)
- <x>\_<N> mask of specific bit within bitfield

#### Examples from stm32f401xe.h

```
226
       /**
227
         * @brief DMA Controller
228
         */
229
230
      typedef struct
231
       ł
        ___IO uint32_t CR;
232
        ___IO uint32_t NDTR;
233
        ___IO uint32_t PAR;
234
235
        ___IO uint32_t M0AR;
236
        ___IO uint32_t M1AR;
        ___IO uint32_t FCR;
237
238
       } DMA_Stream_TypeDef;
```

/*!<	DMA	stream	Х	configuration register	*/
/*!<	DMA	stream	х	number of data register	*/
/*!<	DMA	stream	х	peripheral address register	*/
/*!<	DMA	stream	х	memory 0 address register	*/
/*!<	DMA	stream	х	memory 1 address register	*/
/*!<	DMA	stream	х	FIFO control register	*/

#### Examples from stm32f401xe.h

805	#define	DMA1
806	<pre>#define</pre>	DMA1_Stream0
807	<pre>#define</pre>	DMA1_Stream1
808	<pre>#define</pre>	DMA1_Stream2
809	<pre>#define</pre>	DMA1_Stream3
810	<pre>#define</pre>	DMA1_Stream4
811	<pre>#define</pre>	DMA1_Stream5
812	<pre>#define</pre>	DMA1_Stream6
813	<pre>#define</pre>	DMA1_Stream7
814	<pre>#define</pre>	DMA2
815	<pre>#define</pre>	DMA2_Stream0
816	<pre>#define</pre>	DMA2_Stream1
817	<pre>#define</pre>	DMA2_Stream2
818	<pre>#define</pre>	DMA2_Stream3
819	<pre>#define</pre>	DMA2_Stream4
820	<pre>#define</pre>	DMA2_Stream5
821	<pre>#define</pre>	DMA2_Stream6
822	<pre>#define</pre>	DMA2_Stream7

#### ((DMA\_TypeDef \*) DMA1\_BASE)

((DMA\_Stream\_TypeDef \*) DMA1\_Stream0\_BASE) ((DMA\_Stream\_TypeDef \*) DMA1\_Stream1\_BASE) ((DMA\_Stream\_TypeDef \*) DMA1\_Stream2\_BASE) ((DMA\_Stream\_TypeDef \*) DMA1\_Stream3\_BASE) ((DMA\_Stream\_TypeDef \*) DMA1\_Stream4\_BASE) ((DMA\_Stream\_TypeDef \*) DMA1\_Stream5\_BASE) ((DMA\_Stream\_TypeDef \*) DMA1\_Stream6\_BASE) ((DMA\_Stream\_TypeDef \*) DMA1\_Stream7\_BASE) ((DMA\_TypeDef \*) DMA2\_BASE) ((DMA\_Stream\_TypeDef \*) DMA2\_Stream0\_BASE) ((DMA\_Stream\_TypeDef \*) DMA2\_Stream1\_BASE) ((DMA\_Stream\_TypeDef \*) DMA2\_Stream2\_BASE) ((DMA\_Stream\_TypeDef \*) DMA2\_Stream3\_BASE) ((DMA\_Stream\_TypeDef \*) DMA2\_Stream4\_BASE) ((DMA\_Stream\_TypeDef \*) DMA2\_Stream5\_BASE) ((DMA\_Stream\_TypeDef \*) DMA2\_Stream6\_BASE)

((DMA\_Stream\_TypeDef \*) DMA2\_Stream7\_BASE)

#### Examples from stm32f401xe.h: DMA\_SxCR

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Posor	vod		(	CHSEL[2:	0]	MBURS	ST [1:0]	PBUF	RST[1:0]	Reser-	СТ	DBM	PL[	1:0]
	Reser	veu		rw	rw	rw	rw	rw	rw	rw	ved	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PINCOS	MSIZ	E[1:0]	PSIZ	E[1:0]	MINC	PINC	CIRC	DIR	[1:0]	PFCTRL	TCIE	HTIE	TEIE	DMEIE	EN
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

1428	<pre>#define DMA_SxCR_CHSEL_Pos</pre>	(250)	
1429	<pre>#define DMA_SxCR_CHSEL_Msk</pre>	(0x7UL << DMA_SxCR_CHSEL_Pos)	/*!< 0x0E000000 */
1430	<pre>#define DMA_SxCR_CHSEL</pre>	DMA_SxCR_CHSEL_Msk	
1431	<pre>#define DMA_SxCR_CHSEL_0</pre>	0×0200000U	
1432	<pre>#define DMA_SxCR_CHSEL_1</pre>	0×04000000U	
1433	<pre>#define DMA_SxCR_CHSEL_2</pre>	0×0800000U	
1434	<pre>#define DMA_SxCR_MBURST_Pos</pre>	(230)	
1435	<pre>#define DMA_SxCR_MBURST_Msk</pre>	(0x3UL << DMA_SxCR_MBURST_Pos)	/*!< 0x01800000 */
1436	<pre>#define DMA_SxCR_MBURST</pre>	DMA_SxCR_MBURST_Msk	
1437	<pre>#define DMA_SxCR_MBURST_0</pre>	(0x1UL << DMA_SxCR_MBURST_Pos)	/*!< 0x00800000 */
1438	<pre>#define DMA_SxCR_MBURST_1</pre>	(0x2UL << DMA_SxCR_MBURST_Pos)	/*!< 0x01000000 */

### DMA Stream – Number of Data Register

#### 9.5.6 DMA stream x number of data register (DMA\_SxNDTR) (x = 0..7)

Address offset: 0x14 + 0x18 × *stream number* 

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NDT[15:0]														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

### DMA Stream Peripheral Address Register

#### 9.5.7 DMA stream x peripheral address register (DMA\_SxPAR) (x = 0..7)

Address offset: 0x18 + 0x18 × *stream number* 

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		-					PAR	[31:16]	_	_				_	_
rw	rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PAR	[15:0]							
rw	rw	rw	rw	rw	rw	rw	rw	rw							

#### Bits 31:0 **PAR[31:0]**: Peripheral address

Base address of the peripheral data register from/to which the data will be read/written.

These bits are write-protected and can be written only when bit EN = '0' in the DMA\_SxCR register.

### DMA Stream - Memory address register

#### 9.5.8 DMA stream x memory 0 address register (DMA\_SxM0AR) (x = 0..7)

Address offset: 0x1C + 0x18 × stream number

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	_				_		M0A	[31:16]			_				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	M0A[15:0]														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:0 MOA[31:0]: Memory 0 address

Base address of Memory area 0 from/to which the data will be read/written. These bits are write-protected. They can be written only if:

- the stream is disabled (bit EN= '0' in the DMA\_SxCR register) or
- the stream is enabled (EN='1' in DMA\_SxCR register) and bit CT = '1' in the DMA\_SxCR register (in Double buffer mode).

## Activity

- Configure the USART peripheral to send data using DMA. Send an array of characters every second to the terminal.
- Set up DMA transfer to see mystery ASCII art printed to the terminal
- Create new CMSIS project for STM32F401RE
- Download and run demo code (DMA\_USART\_CHAR\_main.c) from GitHub (put in src)

https://github.com/joshbrake/E155 FA2020/tree/master/L20

#### Demo Code

1	// Standard library includes.
2	<pre>#include <stdint.h></stdint.h></pre>
3	<pre>#include <stdlib.h></stdlib.h></pre>
4	// Vendor-provided device header file.
5	<pre>#include "stm32f4xx.h"</pre>
6	
7	#define TIM TIM2
8	#define USART USART2
9	// 32-character array
10	<pre>const size_t CHAR_ARRAY_SIZE = 20;</pre>
11	<pre>const uint8 t CHAR ARRAY[20] = "This is a DMA Test!\n":</pre>

#### 16 int main(void) {

18

19 20

21 22

38

39

17 //	Enable	peripherals:	GPIOA,	DMA,	TIM2.
-------	--------	--------------	--------	------	-------

- RCC->AHB1ENR |= (RCC\_AHB1ENR\_GPIOAEN | RCC\_AHB1ENR\_DMA1EN);
- RCC->APB1ENR |= (RCC\_APB1ENR\_TIM2EN);

#### // Configure USART2

```
RCC->APB1ENR |= (RCC_APB1ENR_USART2EN); // Set USART2EN
```

```
// Set PA2 to ALT function
```

GPIOA->MODER &= ~(GPIO\_MODER\_MODER2);

```
GPIOA->MODER |= (0b10 << GPIO_MODER_MODER2_Pos);</pre>
```

```
// Configure pin modes as ALT function
```

```
GPIOA->AFR[0] &= ~(GPIO_AFRL_AFSEL2 | GPIO_AFRL_AFSEL3);
```

// Configure correct alternate functions (AF07)

```
GPIOA->AFR[0] |= (0b0111 << GPIO_AFRL_AFSEL2_Pos | 0b0111 << GPIO_AFRL_AFSEL3_Pos);</pre>
```

USART->CR1 |= (USART\_CR1\_UE); // Enable USART

USART->CR1 &= ~(USART\_CR1\_M); // M=0 corresponds to 8 data bits

```
USART->CR2 &= ~(USART_CR2_STOP); // 0b00 corresponds to 1 stop bit
```

```
USART->CR1 &= ~(USART_CR1_OVER8); // Set to 16 times sampling freq
```

USART->BRR |= (8 << USART\_BRR\_DIV\_Mantissa\_Pos); USART->BRR |= (11 << USART\_BRR\_DIV\_Fraction\_Pos); // 11/16</pre>

USART->CR1 |= (USART\_CR1\_TE); // Enable USART2

41	// DMA1 configuration (channel 3 / stream 1).
42	// SxCR register:
43	// - Memory-to-peripheral
44	// - Circular mode enabled.
45	<pre>// - Increment memory ptr, don't increment periph ptr.</pre>
46	// - 8-bit data size for both source and destination.
47	// - High priority (2/3).
48	
49	// Reset DMA1 Stream 1
50	DMA1_Stream1->CR &= ~( DMA_SxCR_CHSEL
51	DMA_SxCR_PL
52	DMA_SxCR_MSIZE
53	DMA_SxCR_PSIZE
54	DMA_SxCR_PINC
55	<pre>DMA_SxCR_EN );</pre>
56	// Set up DMA1 Stream 5
57	DMA1_Stream1->CR  = ( ( 0x2 << DMA_SxCR_PL_Pos )
58	( 0x0 << DMA_SxCR_MSIZE_Pos )
59	( 0x0 << DMA_SxCR_PSIZE_Pos )
60	( 0x3 << DMA_SxCR_CHSEL_Pos )
61	DMA_SxCR_MINC
62	DMA_SxCR_CIRC
63	<pre>( 0x1 &lt;&lt; DMA_SxCR_DIR_Pos ) );</pre>
64	
65	// Set DMA source and destination addresses.
66	// Source: Address of the character array buffer in memory.
67	DMA1_Stream1->M0AR = (uint32_t) &CHAR_ARRAY;
68	// Dest.: USART data register
69	DMA1_Stream1->PAR = (uint32_t) &(USART->DR);
70	<pre>// Set DMA data transfer length (# of samples).</pre>
71	DMA1_Stream1->NDTR = (uint16_t) CHAR_ARRAY_SIZE;

<pre>DMA1_Stream1-&gt;CR  = ( DMA_SxCR_EN_Msk ); // TIM2 configuration. // Set prescaler and autoreload to issue DMA request at 10 Hz TIM-&gt;PSC = 0x0000; TIM-&gt;ARR = SystemCoreClock/10; // Enable trigger output on timer update events. TIM-&gt;CR2 &amp;= ~(TIM_CR2_MMS); TIM-&gt;CR2  = ( 0x2 &lt;&lt; TIM_CR2_MMS_Pos); TIM-&gt;CR2  = ( TIM_CR2_CCDS); // Set DMA request when update event occ // Setup DMA request on update event for timer TIM-&gt;DIER  = (TIM_DIER_UDE); // Start the timer. TIM-&gt;CR1  = ( TIM_CR1_CEN ); while (1) { }</pre>	// Enable DMA1 Stream 1.	
<pre>// TIM2 configuration. // Set prescaler and autoreload to issue DMA request at 10 Hz TIM-&gt;PSC = 0x0000; TIM-&gt;ARR = SystemCoreClock/10; // Enable trigger output on timer update events. TIM-&gt;CR2 &amp;= ~(TIM_CR2_MMS); TIM-&gt;CR2  = ( 0x2 &lt;&lt; TIM_CR2_MMS_Pos); TIM-&gt;CR2  = (TIM_CR2_CCDS); // Set DMA request when update event occ // Setup DMA request on update event for timer TIM-&gt;DIER  = (TIM_DIER_UDE); // Start the timer. TIM-&gt;CR1  = ( TIM_CR1_CEN ); while (1) { }</pre>	DMA1_Stream1->CR  = ( DMA_SxCR_EN_Msk );	
<pre>// Set prescaler and autoreload to issue DMA request at 10 Hz TIM-&gt;PSC = 0x0000; TIM-&gt;ARR = SystemCoreClock/10; // Enable trigger output on timer update events. TIM-&gt;CR2 &amp;= ~(TIM_CR2_MMS); TIM-&gt;CR2  = ( 0x2 &lt;&lt; TIM_CR2_MMS_Pos); TIM-&gt;CR2  = (TIM_CR2_CCDS); // Set DMA request when update event occ // Setup DMA request on update event for timer TIM-&gt;DIER  = (TIM_DIER_UDE); // Start the timer. TIM-&gt;CR1  = ( TIM_CR1_CEN ); while (1) { }</pre>	// TIM2 configuration.	
<pre>TIM-&gt;PSC = 0x0000; TIM-&gt;ARR = SystemCoreClock/10; // Enable trigger output on timer update events. TIM-&gt;CR2 &amp;= ~(TIM_CR2_MMS); TIM-&gt;CR2  = ( 0x2 &lt;&lt; TIM_CR2_MMS_Pos); TIM-&gt;CR2  = (TIM_CR2_CCDS); // Set DMA request when update event occ // Setup DMA request on update event for timer TIM-&gt;DIER  = (TIM_DIER_UDE); // Start the timer. TIM-&gt;CR1  = ( TIM_CR1_CEN ); while (1) { }</pre>	// Set prescaler and autoreload to issue DMA request at 10 Hz	
<pre>TIM-&gt;ARR = SystemCoreClock/10; // Enable trigger output on timer update events. TIM-&gt;CR2 &amp;= ~(TIM_CR2_MMS); TIM-&gt;CR2  = ( 0x2 &lt;&lt; TIM_CR2_MMS_Pos); TIM-&gt;CR2  = (TIM_CR2_CCDS); // Set DMA request when update event occ // Setup DMA request on update event for timer TIM-&gt;DIER  = (TIM_DIER_UDE); // Start the timer. TIM-&gt;CR1  = ( TIM_CR1_CEN ); while (1) { }</pre>	$TIM->PSC = 0 \times 0000;$	
<pre>// Enable trigger output on timer update events. TIM-&gt;CR2 &amp;= ~(TIM_CR2_MMS); TIM-&gt;CR2  = ( 0x2 &lt;&lt; TIM_CR2_MMS_Pos); TIM-&gt;CR2  = (TIM_CR2_CCDS); // Set DMA request when update event occ // Setup DMA request on update event for timer TIM-&gt;DIER  = (TIM_DIER_UDE); // Start the timer. TIM-&gt;CR1  = ( TIM_CR1_CEN ); while (1) { }</pre>	<pre>TIM-&gt;ARR = SystemCoreClock/10;</pre>	
<pre>TIM-&gt;CR2 &amp;= ~(TIM_CR2_MMS); TIM-&gt;CR2  = ( 0x2 &lt;&lt; TIM_CR2_MMS_Pos); TIM-&gt;CR2  = (TIM_CR2_CCDS); // Set DMA request when update event occ // Setup DMA request on update event for timer TIM-&gt;DIER  = (TIM_DIER_UDE); // Start the timer. TIM-&gt;CR1  = ( TIM_CR1_CEN ); while (1) { }</pre>	<pre>// Enable trigger output on timer update events.</pre>	
<pre>TIM-&gt;CR2  = ( 0x2 &lt;&lt; TIM_CR2_MMS_Pos); TIM-&gt;CR2  = (TIM_CR2_CCDS); // Set DMA request when update event occ // Setup DMA request on update event for timer TIM-&gt;DIER  = (TIM_DIER_UDE); // Start the timer. TIM-&gt;CR1  = ( TIM_CR1_CEN ); while (1) { }</pre>	<pre>TIM-&gt;CR2 &amp;= ~(TIM_CR2_MMS);</pre>	
<pre>TIM-&gt;CR2  = (TIM_CR2_CCDS); // Set DMA request when update event occ // Setup DMA request on update event for timer TIM-&gt;DIER  = (TIM_DIER_UDE); // Start the timer. TIM-&gt;CR1  = ( TIM_CR1_CEN ); while (1) { }</pre>	TIM->CR2  = ( 0x2 << TIM_CR2_MMS_Pos);	
<pre>// Setup DMA request on update event for timer TIM-&gt;DIER  = (TIM_DIER_UDE); // Start the timer. TIM-&gt;CR1  = ( TIM_CR1_CEN ); while (1) { }</pre>	<pre>TIM-&gt;CR2  = (TIM_CR2_CCDS); // Set DMA request when update event</pre>	occu
<pre>TIM-&gt;DIER  = (TIM_DIER_UDE); // Start the timer. TIM-&gt;CR1  = ( TIM_CR1_CEN ); while (1) { }</pre>	// Setup DMA request on update event for timer	
<pre>// Start the timer. TIM-&gt;CR1  = ( TIM_CR1_CEN ); while (1) { }</pre>	<pre>TIM-&gt;DIER  = (TIM_DIER_UDE);</pre>	
<pre>TIM-&gt;CR1  = ( TIM_CR1_CEN ); while (1) { }</pre>	// Start the timer.	
<pre>while (1) { }</pre>	<pre>TIM-&gt;CR1  = ( TIM_CR1_CEN );</pre>	
}	while (1) {	
	}	

## Activity Steps and Hints

- Use <u>DMA\_USART\_main\_demo.c</u>
- Enable USART2 (connected to serial port via ST-LINK)
- Configure DMA
  - Figure out which DMA controller, stream, and channel you need to use.
  - Configure the stream
    - Set control register
    - Set memory source address
    - Set peripheral destination address
    - Set number of data elements to be transferred
  - Enable the DMA stream
- Configure timer to trigger DMA transactions on update event
  - Set up timer interrupt to reset DMA for next transaction

## Summary

- DMA enables efficient and low-latency access between memory and peripherals
- Need to configure DMA controller, then configure DMA requests from the peripheral (timer, USART, SPI, etc.)
- Use interrupts to handle and reset flags as necessary

#### Lecture Feedback

- What is the most important thing you learned in class today?
- What point was most unclear from lecture today?

https://forms.gle/Ay6MkpZ6x3xsW2Eb8



්දා Feedback