Interrupts

Lecture 12 Microprocessor-based Systems (E155) Prof. Josh Brake



Learning Objectives

By the end of this lecture you will be able to:

- Explain the basic exception model used on ARM Cortex-M4 processors
- Configure interrupts to quickly respond to information from on-board peripherals like GPIO pins and timers

Outline

- Interrupts and Exceptions
 - The exception model in ARM Cortex-M4 processors
 - The Nested Vector Interrupt Controller (NVIC)
 - Configuring interrupts on ARM Cortex-M4
- Activity
 - Toggle LED with switch using polling and interrupts

ARM Cortex-M4 Exception Model



Sources of exceptions



FIGURE 7.1

Various sources of exceptions in a typical microcontroller

Figure 7.1, p.230 The Definitive guide to ARM Cortex-M3 and Cortex-M4 Processors

Interrupt Servicing Sequence

- 1. Peripheral asserts interrupt request
- 2. Processor suspends currently operating task
- 3. Processor executes an Interrupt Service Routine (ISR) to service the peripheral and optionally clear the interrupt request
- 4. Resume previously suspended task.

Nested Vector Interrupt Controller

- On Cortex-M4 the NVIC supports up to 240 IRQs, a Non-Maskable Interrupt, a SysTick timer interrupt, and a number of system exceptions.
- When handling and IRQ, some of the registers are stored on the stack automatically and are automatically restored. This allows exception handlers to be written as normal C functions.
- "Nested" refers to the fact that we have different priorities and therefore can handle an interrupt with a higher priority in the middle of handling an interrupt of a lower priority.
- "Vector" refers to the fact that the interrupt service handlers

Interrupt Priorities

- Interrupt priority levels allow us to define which interrupts can preempt others
- Cortex-M processors support three fixed highest-priority levels and up to 256 level of programmable priority.
 - However, the actual number of available levels is chip dependent since implementing all 256 levels can be costly in terms of power and speed.
- Three negative priorities (hard fault, NMI, and reset) can pre-empt any other exceptions

Interrupt Priorities

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Im	plement	ed		Not I	mpleme	ented	

FIGURE 7.2

A priority-level register with 3 bits implemented (8 programmable priority levels)

Figure 7.2 p. 236 *The Definitive guide to ARM Cortex-M3 and Cortex-M4 Processors*





Available priority levels with 3-bit or 4-bit priority width

Exception Definitions

Table 7.3 CMSIS-Core Exception Definitions

Exception Number	Exception Type	CMSIS-Core Enumeration (IRQn)	CMSIS-Core Enumeration Value	Exception Handler Name
1	Reset	-	-	Reset_Handler
2	NMI	NonMaskableInt_IRQn	-14	NMI_Handler
3	Hard Fault	HardFault_IRQn	-13	HardFault_Handler
4	MemManage Fault	MemoryManagement_IRQn	-12	MemManage_Handler
5	Bus Fault	BusFault_IRQn	-11	BusFault_Handler
6	Usage Fault	UsageFault_IRQn	-10	UsageFault_Handler
11	SVC	SVCall_IRQn	-5	SVC_Handler
12	Debug Monitor	DebugMonitor_IRQn	-4	DebugMon_Handler
14	PendSV	PendSV_IRQn	-2	PendSV_Handler
15	SYSTICK	SysTick_IRQn	-1	SysTick_Handler
16	Interrupt #0	(device-specific)	0	(device-specific)
17	Interrupt #1 - #239	(device-specific)	1 to 239	(device-specific)

Table 7.3 p.234 The Definitive guide to ARM Cortex-M3 and Cortex-M4 Processors9

Interrupt Setup

- 1. Enable global interrupts
- 2. Set the priority level (optional)
- 3. Enable the interrupt generation control in the peripheral that triggers the interrupt
- 4. Enable the interrupt in the NVIC

The name of the ISR needs to match the name used in the vector table so that the linker can place the starting address of the ISR into the vector table correctly.

Handling an interrupt



FIGURE 7.14

A simple case of interrupt pending and activation behavior

Relevant Files in CMSIS

core_cm4.h - Definitions which are global to the Cortex-M4

e.g., NVIC_Type which specifies the NVIC registers

Sidenote: Documentation for this is in the Cortex-M4 user manual, not in the STM32F401RE manual or datasheet.

cmsis_gcc.h - Compiler specific definitions

E.g., the specific directive syntax necessary to force functions to be inline. void ___enable_irq(void) and void ___disable_irq(void) are defined in cmsis_gcc.h

These are compiler specific and use the cpsie i (enable) and cpsid i disable special assembly instructions.

stm32f401xe.h - Device specific configurations.

e.g., the number of NVIC priority bits



Core Registers for NVIC

6.3 NVIC programmers model

Table 6-1 shows the NVIC registers.

Table 6-1 NVIC registers

Address	Name	Туре	Reset	Description
0xE000E004	ICTR	RO	-	Interrupt Controller Type Register, ICTR
0xE000E100 - 0xE000E11C	NVIC_ISER0 - NVIC_ISER7	RW	0x00000000	Interrupt Set-Enable Registers
0xE000E180 - 0E000xE19C	NVIC_ICER0 - NVIC_ICER7	RW	0x00000000	Interrupt Clear-Enable Registers
0xE000E200 - 0xE000E21C	NVIC_ISPR0 - NVIC_ISPR7	RW	0x00000000	Interrupt Set-Pending Registers
0xE000E280 - 0xE000E29C	NVIC_ICPR0 - NVIC_ICPR7	RW	0x00000000	Interrupt Clear-Pending Registers
0xE000E300 - 0xE000E31C	NVIC_IABR0- NVIC_IABR7	RO	0x00000000	Interrupt Active Bit Register
0xE000E400 - 0xE000E41F	NVIC_IPR0 - NVIC_IPR59	RW	0x00000000	Interrupt Priority Register

The following sections describe the NVIC registers whose implementation is specific to this processor. Other registers are described in the *ARMv7M Architecture Reference Manual*.

core-cm4.h

403	/**		
404	\brief Structure type to access the	e Nested Vectored Interrupt (Controller (NVIC).
405	*/		
406	typedef struct		
407	{		
408	IOM uint32_t ISER[8U];	/*!< Offset: 0x000 (R/W)	Interrupt Set Enable Register */
409	<pre>uint32_t RESERVED0[24U];</pre>		
410	IOM uint32_t ICER[8U];	/*!< Offset: 0x080 (R/W)	Interrupt Clear Enable Register */
411	<pre>uint32_t RESERVED1[24U];</pre>		
412	IOM uint32_t ISPR[8U];	/*!< Offset: 0x100 (R/W)	Interrupt Set Pending Register */
413	<pre>uint32_t RESERVED2[24U];</pre>		
414	IOM uint32_t ICPR[8U];	/*!< Offset: 0x180 (R/W)	Interrupt Clear Pending Register */
415	<pre>uint32_t RESERVED3[24U];</pre>		
416	IOM uint32_t IABR[8U];	/*!< Offset: 0x200 (R/W)	Interrupt Active bit Register */
417	<pre>uint32_t RESERVED4[56U];</pre>		
418	IOM uint8_t IP[240U];	/*!< Offset: 0x300 (R/W)	Interrupt Priority Register (8Bit wide) */
419	<pre>uint32_t RESERVED5[644U];</pre>		
420	OM uint32_t STIR;	/*!< Offset: 0xE00 (/W)	Software Trigger Interrupt Register */
421	<pre>} NVIC_Type;</pre>		
400			

cmsis_gcc.h

```
118
                                                                                 */
119
      /** \ingroup CMSIS_Core_FunctionInterface
         \defgroup CMSIS Core RegAccFunctions CMSIS Core Register Access Functions
120
       @{
121
122
      */
123
124
      /**
                Enable IRQ Interrupts
125
       \brief
       \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
126
                Can only be executed in Privileged modes.
127
128
      */
129
      _____STATIC_FORCEINLINE void ___enable_irg(void)
130
        __ASM volatile ("cpsie i" : : : "memory");
131
132
      }
133
134
135
      /**
136
       \brief
               Disable IRQ Interrupts
137
       \details Disables IRQ interrupts by setting the I-bit in the CPSR.
138
                Can only be executed in Privileged modes.
139
      */
140
      ___STATIC_FORCEINLINE void __disable_irq(void)
141
142
        __ASM volatile ("cpsid i" : : : "memory");
143
```

/* CMSIS compiler specific defines */ 39 #ifndef 40 __ASM #define __ASM 41 #endif 42 INLINE 43 #ifndef 44 #define INLINE #endif 45 46 #ifndef ___STATIC_INLINE #define STATIC INLINE 47 #endif 48

<u>__asm</u>

inline

static inline

stm32f401xe.h

IRQn_Type enumerator (enum) is copied into main.h

Creates shorthand so we can refer to TIM2_IRQn to return 28 instead of needing to always look it up in the datasheet

**							
* @brief STM32F4XX Interrupt Number Definition, according to the selected device				TIM3_IRQn	= 29,	/*!< TIM3 global Interrupt	*/
<pre>* in @ref Library_configuration_section</pre>				TIM4_IRQn	= 30,	/*!< TIM4 global Interrupt	*/
/				I2C1 EV IRQn	= 31,	/!< I2C1 Event Interrupt	*/
ypedef enum				I2C1 ER IRQn	= 32,	/*!< I2C1 Error Interrupt	*/
****** Cortex-M4 Process	or Exception	ns Numhers ************************************	k***	I2C2 EV IRQn	= 33,	/*!< I2C2 Event Interrupt	*/
NonMaskableInt IROn	= -14.	/*!< 2 Non Maskable Interrupt	*/	T2C2_FR_TR0n	= 34.	/*!< I2C2 Error Interrupt	*/
MemoryManagement_IRQn	= -12,	/*!< 4 Cortex-M4 Memory Management Interrupt	*/	SPT1_TR0p	- 35	/vic SPI1 global Interrupt	*/
BusFault_IRQn	= -11,	/*!< 5 Cortex-M4 Bus Fault Interrupt	*/		= 55, - 56	/*. STIL global Interrupt	T/
UsageFault_IRQn	= -10,	/*!< 6 Cortex-M4 Usage Fault Interrupt	*/	SPI2_IRQN	= 30,	/*!< SPI2 global interrupt	*/
SVCall_IRQn	= -5,	/*!< 11 Cortex-M4 SV Call Interrupt	*/	USART1_IRQn	= 37,	/*!< USART1 global Interrupt	*/
DebugMonitor_IRQn	= -4,	/*!< 12 Cortex-M4 Debug Monitor Interrupt	*/	USART2_IRQn	= 38,	/*!< USART2 global Interrupt	*/
PendSV_IRQn	= -2,	/*!< 14 Cortex-M4 Pend SV Interrupt	*/	EXTI15_10_IRQn	= 40,	<pre>/*!< External Line[15:10] Interrupts</pre>	*/
SysTick_IRQn	= -1,	/*!< 15 Cortex-M4 System Tick Interrupt	*/	RTC_Alarm_IRQn	= 41,	/*!< RTC Alarm (A and B) through EXTI Line Interrupt	*/
****** STM32 specific In	terrupt Numi	(hla Window WatchDog Intorrunt)	*****/ /	OTG_FS_WKUP_IRQn	= 42,	<pre>/*!< USB OTG FS Wakeup through EXTI line interrupt</pre>	*/
PVD_IROn	= 0,	/*!< PVD through EXII line detection Interrunt	*/	DMA1 Stream7 IROn	= 47.	/*!< DMA1 Stream7 Interrupt	*/
TAMP STAMP IROn	= 1,	/*!< Tamper and TimeStamp interrupts through the EXTI line	*/	SDT0_TB0n	= 49.	/*!< SDIO global Interrunt	*/
RTC WKUP IROn	= 3.	/*!< RTC Wakeup interrupt through the EXTI line	*/	TIM5 TROP	- 50	/vic TIM5 global Interrupt	
FLASH IRQn	= 4,	/*!< FLASH global Interrupt	*/		- 50,	/*:< TIPS global interrupt	*/
RCC_IRQn	= 5,	/*!< RCC global Interrupt	*/	SPI3_IRQn	= 51,	/*!< SPI3 global Interrupt	*/
EXTI0_IRQn	= 6,	/*!< EXTI Line0 Interrupt	*/	DMA2_Stream0_IRQn	= 56,	/*!< DMA2 Stream 0 global Interrupt	*/
EXTI1_IRQn	= 7,	/*!< EXTI Line1 Interrupt	*/	DMA2_Stream1_IRQn	= 57,	/*!< DMA2 Stream 1 global Interrupt	*/
EXTI2_IRQn	= 8,	/*!< EXTI Line2 Interrupt	*/	DMA2_Stream2_IRQn	= 58,	/*!< DMA2 Stream 2 global Interrupt	*/
EXTI3_IRQn	= 9,	/*!< EXTI Line3 Interrupt	*/	DMA2 Stream3 IROn	= 59.	/*!< DMA2 Stream 3 global Interrupt	*/
EXTI4_IRQn	= 10,	/*!< EXTI Line4 Interrupt	*/	DMA2 Stream4 TROp	- 60	/*L > DMA2 Stream 4 global Interrupt	*/
DMA1_Stream0_IRQn	= 11,	/*!< DMA1 Stream 0 global Interrupt	*/		- 00,	/*:< DIAZ Stream 4 gtobat internupt	*/
DMA1_Stream1_IRQn	= 12,	/*!< DMA1 Stream 1 global Interrupt	*/	UIG_FS_IRQN	= 67,	/*!< USB UIG FS global Interrupt	*/
DMA1_Stream2_IRQn	= 13,	/*!< DMA1 Stream 2 global Interrupt	*/	DMA2_Stream5_IRQn	= 68,	/*!< DMA2 Stream 5 global interrupt	*/
DMA1_Stream3_IRQn	= 14,	/*!< DMA1 Stream 3 global Interrupt	*/	DMA2_Stream6_IRQn	= 69,	/*!< DMA2 Stream 6 global interrupt	*/
DMA1_Stream4_IRQn	= 15,	/*!< DMA1 Stream 4 global Interrupt	*/	DMA2_Stream7_IRQn	= 70,	/*!< DMA2 Stream 7 global interrupt	*/
DMA1_Stream5_IRQn	= 16,	/*!< DMA1 Stream 5 global Interrupt	*/	USART6 IROn	= 71.	/*!< USART6 global interrupt	*/
DMA1_Stream6_IRQn	= 17,	/*!< DMAI Stream 6 global Interrupt	*/		- 72	$/ \sqrt{1}$ T2C3 event interrunt	*/
ADC_IRQN	= 10,	/*!< ADC1, ADC2 and ADC3 global interrupts	*/		- 72,	/*! · I2C2 event interrupt	*/
TTM1 PPK TIMO TPOP	- 23,	/*:< TIM1 Brook interrupt and TIM0 global interrupt	*/ +/	IZC3_ER_IRQN	= /3,	/*!< 12C3 error interrupt	*/
TIM1_UP_TIM10_IROn	= 24,	/*! < TIM1 break interrupt and TIM3 global interrupt	*/	FPU_IRQn	= 81,	/*!< FPU global interrupt	*/
TIM1 TRG COM TIM11 TROP	= 25,	/*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interru	/ int */	SPI4_IRQn	= 84	/*!< SPI4 global Interrupt	*
TIM1_CC_IROn	= 20,	/*!< TIM1 Capture Compare Interrupt	*/	<pre>} IRQn_Type;</pre>			
TIM2 IROn	= 28.	/*!< TIM2 global Interrupt	*/				

Activity: GPIO Pin Interrupts

- Download the code from the course Github (<u>https://github.com/joshbrake/E155_FA2020/tree/master/L12</u>)
- Create new PlatformIO project with CMSIS framework
 - Replace contents of platformio.ini with those from the Github repo platformio.ini
 - Move contents of lib into your PIO lib folder
 - Move demo_src/src into your PIO src folder
 - Move demo_src/demo into your PIO project folder
- Build upload main_button_polling_solution.c

Project Setup

platformio.ini

[env:genericSTM32F401RE]
platform = ststm32
board = genericSTM32F401RE
framework = cmsis
debug_tool = stlink
upload_protocol = stlink
lib_extra_dirs = ./lib/
; Put path to libraries here

STM32F401RE.h

1	// STM32F401RE.h
2	<pre>// Header to include all other STM32F401RE libraries.</pre>
3	
4	<pre>#ifndef STM32F4_H</pre>
5	#define STM32F4_H
6	
7	<pre>#include <stdint.h></stdint.h></pre>
8	
9	<pre>// Include other peripheral libraries</pre>
10	
11	<pre>#include "STM32F401RE_GPI0.h"</pre>
12	<pre>#include "STM32F401RE_FLASH.h"</pre>
13	<pre>#include "STM32F401RE_RCC.h"</pre>
14	<pre>#include "STM32F401RE_SPI.h"</pre>
15	<pre>#include "STM32F401RE_TIM.h"</pre>
16	
17	

main.h

```
// main.h
    // Josh Brake
    // jbrake@hmc.edu
    // 9/30/20
 5
    #ifndef MAIN H
    #define MAIN_H
 8
    #include "STM32F401RE.h"
9
10
11
    12
    // Custom defines
    13
14
15
    #define LED_PIN 5
    #define BUTTON_PIN 13 // PC13
16
17
    #define DELAY_TIM TIM2
18
    #define NVIC_ISER0 ((uint32_t *) 0xE000E100UL)
19
    #define NVIC_ISER1 ((uint32_t *) 0xE000E104UL)
20
    #define SYSCFG_EXTICR4 ((uint32_t *) (0x40013800UL + 0x14UL))
21
22
    typedef struct {
23
24
       volatile uint32 t IMR;
25
       volatile uint32_t EMR;
       volatile uint32_t RTSR;
26
       volatile uint32_t FTSR;
27
28
       volatile uint32_t SWIER;
       volatile uint32_t PR;
29
30
    }EXTI_TypeDef;
21
```

main_button_polling_solution.c

```
// main button polling solution.c
 1
     // Josh Brake
 2
 3
     // jbrake@hmc.edu
 4
     // 9/30/20
 5
     #include "main.h"
 6
 7
     int main(void) {
 8
         configureFlash();
 9
         configureClock();
10
11
         // Enable LED as output
12
         RCC->AHB1ENR.GPI0AEN = 1;
13
         pinMode(GPIOA, LED_PIN, GPI0_OUTPUT);
14
15
         // Enable button as input
16
17
         RCC->AHB1ENR.GPIOCEN = 1;
18
         pinMode(GPIOC, BUTTON_PIN, GPIO_INPUT);
19
         // Initialize timer
20
21
         RCC->APB1ENR |= (1 << 0); // TIM2EN
22
         initTIM(DELAY_TIM);
23
         uint8_t volatile cur_button_state = digitalRead(GPIOC, BUTTON_PIN);
24
25
         uint8_t volatile led_state = 0;
         uint8_t volatile prev_button_state = cur_button_state;
26
```

while(1){ prev_button_state = cur_button_state; cur_button_state = digitalRead(GPIOC, BUTTON_PIN); if (prev_button_state == 1 && cur_button_state == 0){ led_state = !led_state; digitalWrite(GPIOA, LED_PIN, led_state); } delay_millis(DELAY_TIM, 200); }

External Interrupt/Event Controller (EXTI)



Your Task

5

6

7

8

14

15

16

17

24 25

- Configure button input as interrupt
- Configure EXTI controller •
- Define IRQ handler name •
- Upload test the response • time compared to polling using Scopy

```
// main button interrupt.c
                                                      32 🗸
                                                      33
     // Josh Brake
 2
                                                      34
 3
     // jbrake@hmc.edu
                                                      35
     // 9/30/20
                                                      36
                                                      37
                                                      38 🗸
     #include "main.h"
                                                      39
                                                      40
      int main(void) {
                                                      41
          configureFlash();
 9
                                                      42
                                                      43
          configureClock();
10
                                                      44
11
                                                      45
         // Enable LED as output
12
                                                      46
13
         RCC->AHB1ENR.GPIOAEN = 1;
                                                      47 🗸
          pinMode(GPIOA, LED PIN, GPIO OUTPUT);
                                                      48
                                                      49
                                                      50
         // Enable button as input
                                                      51
         RCC->AHB1ENR.GPIOCEN = 1;
                                                      52
18
          pinMode(GPIOC, BUTTON_PIN, GPI0_INPUT);
                                                      53
                                                      54
19
                                                      55
         // Initialize timer
20
         RCC->APB1ENR |= (1 << 0); // TIM2EN
21
22
         initTIM(DELAY_TIM);
23
         // TODO
26
         // 1. Enable SYSCFG clock domain in RCC
27
         // 2. Set EXTICR4 for PC13
28
         // Enable interrupts globally
29
          __enable_irq();
30
```

```
// TODO: Configure interrupt for falling edge of GPIO PC13
      // 1. Configure mask bit
      // 2. Disable rising edge trigger
      // 3. Enable falling edge trigger
      // 4. Turn on EXTI interrupt in NVIC_ISER1
      while(1){
          delay_millis(TIM2, 200);
  // TODO: What is the right name for the IRQHandler for PC13?
\vee void XXXXXX(void){
      // Check that the button EXTI 13 was what triggered our interrupt
      if (EXTI->PR & (1 << BUTTON_PIN)){</pre>
          // If so, clear the interrupt
          EXTI->PR |= (1 << BUTTON PIN);</pre>
          // Then toggle the LED
          togglePin(GPIOA, LED_PIN);
```

Results

Interrupt – 527 ns

Polling (with 0 delay in while (859 ns)

$\overline{}$ 100.000 ns/div 160 Samples at 100 MHz/10 ns Stop 100.000 ns/div 160 Samples at 100 MHz/10 ns Stop CurT1 = 524.459 ns CurV1 = 2.020 V CurT1 = 857.238 ns CurV1 = 2.020 VCurV2 = -2.020 V -CurT2 = -2.662 nsCurV2 = -2.020 V -CurT2 = -2.662 ns∆t = 527.121 ns ∆V = 4.040 V ∆t = 859.900 ns ∆V = 4.040 V 1/∆t = 1.897 MHz 1/∆t = 1.163 MHz 0 <> $\langle \rangle$ $\langle \rangle$ $\langle \rangle$ 2.000 V/div (±25.0) 2.000 V/div (±25.0) 2.000 V/div (±25.0) 2.000 V/div (±25.0)

0

Learning Objectives

By the end of this lecture you will be able to:

- Explain the basic exception model used on ARM Cortex-M4 processors
- Configure interrupts to quickly respond to information from on-board peripherals like GPIO pins and timers

Up Next

- Monday: Project Kickoff!
- Wednesday: Digital Signal Processing
- Lab 6: Serial temperature sensor

Lecture Feedback

- What is the most important thing you learned in class today?
- What point was most unclear from lecture today?

https://forms.gle/Ay6MkpZ6x3xsW2Eb8



්තු Feedback