“There are 10 kinds of people in the world – those who understand binary and those who don’t.”

This is a closed-book closed-notes exam. You are permitted a calculator and one 8.5x11” sheet of paper with notes. You may have notes on both sides of the single 8.5x11” sheet.

You are allowed at most 1 hour and 30 minutes to take the exam. The exam should be returned to Prof. J. Spjut’s office no later than 3 pm on Friday October 17th.

Along side each question, the number of points is written in brackets. The entire exam is worth 100 points. Plan your time accordingly. All work and answers should be written directly on this examination booklet. Use the backs of pages if necessary. Write neatly; illegible answers will be marked wrong. Show your work for partial credit.

Name: ___________________________________________
Do Not Write Below This Point

Page 3: _______________/12
Page 4: _______________/12
Page 5: _______________/20
Page 6: _______________/14
Page 7: _______________/14
Page 8: _______________/10
Page 9: _______________/8
Page 10: _______________/10

Total: _______________/100
1. [24] For the Boolean equation

\[ Y = (A \oplus B)C + \overline{AB}C + \overline{A}(B \oplus C) \]

(a) Show the truth table for \( Y \) as a function of inputs \( A, B, \) and \( C \).

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

(b) Simply the Boolean equation for \( Y \) as a function of inputs \( A, B, \) and \( C \).

\[ Y = \overline{A}B + \overline{B}C (\overline{+} AC) \]
(c) Show the gate schematic for inputs A, B, and C and out Y. Use the minimum numbers of AND and OR gates.

\[ \text{ABC} \]

(d) Show a lookup table (LUT) implementation of Y as a function of inputs A, B, and C.
2) [20] Perform floating point addition \( C = A + B \) in 32-bit IEEE 754 floating point format

where \( A = 0x40580000 \)
\( B = 0x3FD00000 \)

Write the answer \( C \) in hexadecimal format. Note that \( A \) and \( B \) are floating point numbers.

<table>
<thead>
<tr>
<th>S</th>
<th>Exponent</th>
<th>Fraction</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0100 0000 0101 1000 00...</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>0011 1111 1101 0000 00...</td>
<td></td>
</tr>
</tbody>
</table>

\[
\begin{align*}
A &= 1.1011 \times 2^{128-127} = 1.1011 \times 2^1 \\
B &= 1.101 \times 2^{127-127} = 0.1101 \times 2^1 \\
\end{align*}
\]

\[
\begin{align*}
\text{1 111 <-carry} \\
1.1011 + 0.1101 \\
\text{----------} \\
10.1000 \times 2^1 \\
\end{align*}
\]

Normalize => \( 1.01000 \times 2^2 \)

<table>
<thead>
<tr>
<th>S</th>
<th>Exponent</th>
<th>Fraction</th>
</tr>
</thead>
<tbody>
<tr>
<td>C = 0 100 0000 1 010 0000 00...</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4 0 A 0 00...</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[
C = 0x40A00000
\]
3. [28] In a PCB board design, the output of flip-flop A is buffered and the output signal q is driven 3 cm to the input of flip-flop B. The clk signal and q are carefully laid out next to each other, both traveling with the same speed of 8.0 x 10^7 m/sec. The flip-flop and buffer timing parameters are given in Tables 1 and 2 respectively.

**Table 1 Flip-Flop Timing Parameters**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tpcq</td>
<td>50 ps</td>
</tr>
<tr>
<td>Tccq</td>
<td>10 ps</td>
</tr>
<tr>
<td>Tsetup</td>
<td>50 ps</td>
</tr>
<tr>
<td>Thold</td>
<td>20 ps</td>
</tr>
</tbody>
</table>

**Table 2 Buffer Timing Parameters**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tpq</td>
<td>150 ps</td>
</tr>
<tr>
<td>Tcq</td>
<td>100 ps</td>
</tr>
</tbody>
</table>

![Figure 1](image)

**Figure 1**

(a) If clk and q travel in the same direction as shown in Figure 1, what is the maximum frequency that the clk can operate?

\[ T_{\text{skew}} = T_{\text{delay}} = (3.0 \times 10^{-2})/(8.0 \times 10^7) = 3.75 \times 10^{-10} = 375 \text{ ps} \]

\[ T_c = T_{\text{pcq}} + T_{\text{pq}} + T_{\text{delay}} + T_{\text{setup}} - T_{\text{skew}} \]

\[ T_c = 50 + 150 + 375 + 50 - 375 = 250 \text{ ps} = 0.25 \text{ ns} \]

\[ f_{\text{max}} = 1/T_c = 4 \text{ GHz} \]

(b) Is there a hold time problem? Justify your answer.

\[ T_{\text{ccq}} + T_{\text{cq}} + T_{\text{delay}} > T_{\text{hold}} + T_{\text{skew}} \]

10 + 100 + 375 > 20 + 375

110 > 20 => true, therefore no hold time problem
3. (cont.)

(c) If clk and q travel in the opposite direction as shown in Figure 2, what is the maximum frequency at which the clk can operate?

\[
T_{skew} = T_{delay} = \frac{(3.0 \times 10^{-2})}{(8.0 \times 10^{7})} = 3.75 \times 10^{-10} = 375 \text{ ps}
\]

\[
T_c = T_{pcq} + T_{pq} + T_{delay} + T_{setup} + T_{skew}
\]

\[
T_c = 50 + 150 + 375 + 50 + 375 = 1000 \text{ ps} = 1 \text{ ns}
\]

\[
f_{max} = \frac{1}{T_c} = 1 \text{ GHz}
\]

(d) Is there a hold time problem? Justify your answer.

\[
T_{ccq} + T_{cq} + T_{delay} > T_{hold} + T_{skew}
\]

\[
10 + 100 + 375 > 20 - 375
\]

\[
485 > -355 \Rightarrow \text{true, therefore no hold time problem}
\]
4.[18] A NRZ1 generator for a input data sequence of 1’s and 0’s is defined as follows:

- For each 0 in the input data sequence, the bit output is the same as the previous bit output.
- For each 1 in the input data sequence, the bit output is the complement of the previous output.

For example:

Data input sequence       0  1  1  1  0  0  1  0
Data output sequence     0  1  0  1  1  1  0  0

Assume output is reset to 0 and the input sequence starts at 0.

Design a FSM that generates the output sequence $D_{out}$ from the input data sequence $D_{in}$ as shown in Figure 4.

Figure 4

(a) Show state transition diagram.
(b) Show a gate schematic for the FSM design.

![Gate Schematic]

| Name: _____________________________ |

Next State Truth Table

<table>
<thead>
<tr>
<th>State</th>
<th>Din</th>
<th>Next State</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Output Truth Table

<table>
<thead>
<tr>
<th>State</th>
<th>Dout</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
5. [10] Create a SystemVerilog implementation of the following FSM. The output (Y) is high in state $S_1$ and low otherwise.

```verilog
module pkb_fsm( input logic A, B, reset, clk, output logic Y);
    // Put Code Here

typedef enum logic[1:0] {S0, S1, S2} statetype;
    statetype state, nextstate;

    // state register
    always_ff @(posedge clk)
        if (reset) state <= S0;
        else state <= nextstate;

    // next state logic
    always_comb
        case(state)
            S0: nextstate = B ? S2 : S1;
            S1: nextstate = S2;
            S2: nextstate = A ? S2 : S0;
            Default: nextstate = S0;
        endcase

    // output logic
    assign Y = state == S1;

endmodule
```