


FEATURES

- Choice of Three Phase Comparators
 - Exclusive OR
 - Edge-Triggered J-K Flip-Flop
 - Edge-Triggered RS Flip-Flop
- Excellent VCO Frequency Linearity
- VCO-Inhibit Control for ON/OFF Keying and for Low Standby Power Consumption
- Optimized Power-Supply Voltage Range From 3 V to 5.5 V
- Wide Operating Temperature Range . . . –40°C to 125°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17

- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



DESCRIPTION/ORDERING INFORMATION

The SN74LV4046A is a high-speed silicon-gate CMOS device that is pin compatible with the CD4046B and the CD74HC4046. The device is specified in compliance with JEDEC Std 7.

The SN74LV4046A is a phase-locked loop (PLL) circuit that contains a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2, and PC3). A signal input and a comparator input are common to each comparator.

The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the SN74LV4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear operational amplifier techniques.

ORDERING INFORMATION⁽¹⁾

T _A		PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING			
	SOP – NS	Tube of 50	Tube of 50 SN74LV4046ANS				
	50P - N5	Reel of 2000	SN74LV4046ANSR	74LV4046A			
	SOIC – D	Tube of 40	SN74LV4046AD	LV4046A			
–40°C to 125°C		Reel of 2500	SN74LV4046ADR	LV4040A			
		Tube of 90	SN74LV4046APW	1 10/0 40 4			
	TSSOP – PW	Reel of 2000	SN74LV4046APWR	— LW046A			
	TVSOP – DGV	Reel of 2000	SN74LV4046ADGVR	LW046A			

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PIN NO.	SYMBOL	NAME AND FUNCTION							
1	PCP _{OUT}	Phase comparator pulse output							
2	PC1 _{OUT}	Phase comparator 1 output							
3	COMPIN	Comparator input							
4	VCO _{OUT}	VCO output							
5	INH	Inhibit input							
6	C1 _A	Capacitor C1 connection A							
7	C1 _B	Capacitor C1 connection B							
8	GND	Ground (0 V)							
9	VCOIN	VCO input							
10	DEMOUT	Demodulator output							
11	R ₁	Resistor R1 connection							
12	R ₂	Resistor R2 connection							
13	PC2 _{OUT}	Phase comparator 2 output							
14	SIG _{IN}	Signal input							
15	PC3 _{OUT}	Phase comparator 3 output							
16	V _{CC}	Positive supply voltage							

PIN DESCRIPTION

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT		
V _{CC}	DC supply voltage range		-0.5	7	V		
VI	Input voltage range		-0.5	V _{CC} + 0.5	V		
Vo	Output voltage range		-0.5	V _{CC} + 0.5	V		
I _{IK}	Input clamp current	V ₁ < 0		-20	mA		
I _{OK}	Output clamp current	V _O < 0		-50	mA		
I _O	Continuous output curent	$V_{O} = 0$ to V_{CC}		±35	mA		
I _{CC}	DC V_{CC} or ground current			±70	mA		
		D package		73			
0	Deckare thermal impedance ⁽²⁾	DGV package		120	00444		
θ_{JA}	Package thermal impedance ⁽²⁾	NS package		64	°C/W		
		PW package		108			
T _{stg}	Storage temperature range		-65	150	°C		

 Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 The needed periods the maximum rate of the device with UPCP 51.

(2) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

	PARAMETER					
T _A	Operating free-air temperature	-40	125	°C		
V _{CC}	Supply voltage	3	5.5	V		
V _I , V _O	DC input or output voltage	0	V_{CC}	V		

TEXAS INSTRUMENTS www.ti.com

SN74LV4046A HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO

SCES656C-FEBRUARY 2006-REVISED APRIL 2007

Electrical Specifications

		ЕD		TEST COND	DITIONS	V AA	RAIN	тур		UNIT	
	PARAMET	ER		V ₁ (V)	l _o (mA)	V _{CC} (V)	MIN	TYP	MAX	UNIT	
vco											
	High lovel input veltage	INH				3 to 3.6	$V_{CC} imes 0.7$			V	
V _{IH}	High-level input voltage				-	4.5 to 5.5	$V_{CC} imes 0.7$			v	
v	Low lovel input veltage					3 to 5.5			$V_{\text{CC}} \times 0.3$	V	
V _{IL}	Low-level input voltage	INH				4.5 to 5.5			$V_{CC} \times 0.3$	v	
	LP-shi lavasl		CMOS		-0.05	3 to 3.6	$V_{CC}-0.1$				
V _{OH}	High-level ^H output voltage	VCO _{OUT}	01000	V_{IL} or V_{IH}	-0.05	4.5 to 5.5	$V_{CC} - 0.1$			V	
			TTL		-12	4.5 to 5.5	3.8				
			CMOS		0.05	3 to 3.6			0.1		
	Low-level	VCO _{OUT}	01100	_		4.5 to 5.5			0.1		
V _{OL}	output voltage		TTL	V _{IL} or V _{IH}	12	4.5 to 5.5			0.55	V	
			oses only)		12	4.5 to 5.5			0.65		
l _l	Input leakage current	INH, VCO	IN	V_{CC} or GND		5.5			±1	μA	
	R1 range ⁽¹⁾					3 to 5.5	3		50	kΩ	
	R2 range ⁽¹⁾					3 to 5.5	3		50	kΩ	
	C1 capacitance range				-	3 to 3.6	40		No Limit	pF	
CT capacitance range						4.5 to 5.5	40			р	
	Operating voltage	VCOIN		Over the range		3 to 3.6	1.1		1.9	V	
	range			for R1 for lin	earity ⁽²⁾	4.5 to 5.5	1.1		3.2	v	
Phase	Comparator		T		1						
V _{IH}	DC-coupled high-level SIG _{IN} ,		SIG _{IN} ,		-	3 to 3.6	$V_{CC} \times 0.7$				
• 10	input voltage		COMPIN			4.5 to 5.5	$V_{CC} imes 0.7$				
VIL	DC-coupled low-level inr	c-coupled low-level input voltage			-	3 to 3.6			$V_{CC} \times 0.3$	V	
·IL		at ronage	COMPIN			4.5 to 5.5			$V_{CC} \times 0.3$	•	
	High-level	PCP _{OUT} ,	CMOS		-0.05	3 to 5.5	V _{CC} – 0.1				
V _{OH}	output voltage	PCPOUT,		V _{IL} or V _{IH}	-6	3 to 3.6	2.48			V	
			TTL		-12	4.5 to 5.5	3.8				
	Level and	DOD	CMOS		0.02	3 to 3.6			0.1		
V _{OL}	Low-level output voltage	PCP _{OUT} , PCN _{OUT}	CINICO	$V_{\text{IL}} \text{ or } V_{\text{IH}}$		4.5 to 5.5			0.1	V	
		001	TTL		4	4.5 to 5.5			0.4		
	Input leakage current		SIG _{IN} ,	V _{CC} or GND		3 to 3.6			±11	μA	
I	Input leakage current		COMPIN	VCC OF GIVD		4.5 to 5.5			±29	μA	
I _{OZ}	3-state off-state current		PC2 _{OUT}	$V_{\text{IL}} \text{ or } V_{\text{IH}}$		3 to 5.5			±5	μA	
RI	Input resistance		SIG _{IN} , COMP _{IN}	V _I at self-bias		3		800		kΩ	
	dulator	point, V _I =	0.5 V	4.5		250		11.32			
				R _S > 300 kΩ,	Leakage	3 to 3.6	50		300		
R _S	Resistor range		current can i V _{DEMO}	nfluence	4.5 to 5.5	50		300	kΩ		
		.,		$V_{I} = V_{VCOIN}$	= V _{CC/2} ,	3 to 3.6		±30			
V _{OFF}	 Offset voltage VCO_{IN} to V_{DEM} 			range	Values taken over R _S range			±20		mV	
I _{CC}	Quiescent device curren	t		Pin 9 at GND,	Pins 3, 5, and 14 at V_{CC} , Pin 9 at GND, I _I at pins 3 and 14 to be excluded				50	μA	

(1) The value for R1 and R2 in parallel should exceed 2.7 k Ω .

(2) The maximum operating voltage can be as high as $V_{CC} - 0.9 V$; however, this may result in an increased offset voltage.

SN74LV4046A HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO

SCES656C-FEBRUARY 2006-REVISED APRIL 2007

TEXAS INSTRUMENTS www.ti.com

Switching Specifications

 $C_L = 50 \text{ pF}$, Input t_r , $t_f = 6 \text{ ns}$


	PARAMETER		TEST CONDITIONS	V _{CC} (V)	MIN TYP	МАХ	UNIT	
Phase Comp	parator							
+ +	Propagation dalay	SIG _{IN} , COMP _{IN} to		3 to 3.6		135	ns	
t _{PLH} , t _{PHL}	Propagation delay	PC1 _{OUT}		4.5 to 5.5		50	115	
	Propagation delay	SIGIN, COMP _{IN} to		3 to 3.6		300	20	
t _{PLH} , t _{PHL}	Propagation delay	PCP _{OUT}		4.5 to 5.5		60	ns	
	Propagation dalay	SIG _{IN} , COMP _{IN} to		3 to 3.6		200	ns	
t _{PLH} , t _{PHL}	Propagation delay	PC3 _{OUT}		4.5 to 5.5		50	115	
	Output transition time			3 to 3.6		75	ns	
t _{THL} , t _{TLH}				4.5 to 5.5		15	115	
t t	3-state output enable time	SIG _{IN} , COMP _{IN} to		3 to 3.6		270	ns	
t _{PZH} , t _{PZL}		PC2 _{OUT}		4.5 to 5.5		54	115	
t t	3-state output disable time	SIG _{IN} , COMP _{IN} to		3 to 3.6		320	ns	
t _{PHZ} , t _{PLZ} 3-s	5-state output disable time	PC2OUT		4.5 to 5.5		65	115	
	AC-coupled input sensitivity	(P-P) at SIG _{IN} or	V _{I(P-P)}	3 to 3.6	11		mV	
	AC-coupled input sensitivity	COMPIN	v I(P-P)	4.5 to 5.5	15		IIIV	
VCO								
			$V_{I} = VCO_{IN} = 1/2 V_{CC},$	3 to 3.6	0.11			
$\Delta f / \Delta T$	Frequency stability with tempe	rature change	$R_1 = 100 k\Omega,$ $R_2 = \infty,$ $C_1 = 100 pF$	4.5 to 5.5	0.11		%/°C	
			C ₁ = 50 pF,	3 to 3.6	24		MHz	
			$R_1 = 3.5 \text{ k}\Omega,$ $R_2 = \infty$	4.5 to 5.5	24			
f _{MAX}	Maximum frequency		$C_1 = 0 \text{ pF},$ $R_1 = 9.1 \text{ k}\Omega,$ $R_2 = \infty$	3 to 3.6	38			
				4.5 to 5.5	38			
			$C_1 = 40 \text{ pF},$ $R_1 = 3 \text{ k}\Omega,$	3 to 3.6	7 10			
	Center frequency (duty 50%)		R ₂ = ∞,	4.5 to 5.5	12 17	· (1)	MHz	
			$VCO_{IN} = V_{CC}/2$	4.5 ⁽¹⁾	15 ⁽¹⁾	17.5 ⁽¹⁾		
∆fVCO	Frequency linearity		C ₁ = 100 pF, R ₁ = 100 kΩ,	3 to 3.6	0.4		%	
	r roquonoy intounty		$R_2 = \infty$	4.5 to 5.5	0.4		70	
	Offerst frequency		C ₁ = 1 nF,	3 to 3.6	400			
	Offset frequency		$R_2 = 220 \text{ k}\Omega$	4.5 to 5.5	400		kHz	
Demodulato	r							
			$C_1 = 100 \text{ pF},$	3	8			
V _{OUT} vs f _{IN}			$C_2 = 100 \text{ pF},$ $R_1 = 100 \text{ k}\Omega,$ $R_2 = \infty,$ $R_3 = 100 \text{ k}\Omega$	4.5	330		mV/kHz	

(1) Data is specified at 25°C

SN74LV4046A HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO

SCES656C-FEBRUARY 2006-REVISED APRIL 2007

APPLICATION INFORMATION






Figure 6. Typical Waveforms for PLL Using Phase Comparator 3, Loop Locked at $f_{\rm o}$

SN74LV4046A HIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO

SCES656C-FEBRUARY 2006-REVISED APRIL 2007



APPLICATION INFORMATION (continued)




Figure 7. Input-to-Output Propagation Delays and Output Transition Times




Figure 8. 3-State Enable and Disable Times for PC2_{OUT}



OpD								
CHIP SECTION	C _{PD}	UNIT						
Comparator 1	120	۶E						
VCO	120	p⊦						

(1) R1 between 3 k Ω and 50 k Ω

R2 between 3 k Ω and 50 k Ω

R1 + R2 parallel value > 2.7 k Ω C1 > 40 pF

6



10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV4046AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4046A	Samples
SN74LV4046ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4046A	Samples
SN74LV4046ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW046A	Samples
SN74LV4046ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4046A	Samples
SN74LV4046ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4046A	Samples
SN74LV4046AN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV4046AN	Samples
SN74LV4046ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV4046AN	Samples
SN74LV4046ANS	ACTIVE	SO	NS	16	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4046A	Samples
SN74LV4046ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4046A	Samples
SN74LV4046APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW046A	Samples
SN74LV4046APWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW046A	Samples
SN74LV4046APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW046A	Samples
SN74LV4046APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW046A	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

10-Jun-2014

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

All dimensions are nominal Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4046ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV4046ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4046ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV4046APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4046ADGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74LV4046ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV4046ANSR	SO	NS	16	2000	367.0	367.0	38.0
SN74LV4046APWR	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated