

# E151 Lecture 19 – Cascode & Mirror Dynamics

Matthew Spencer  
Harvey Mudd College  
ENGR151

## Disclaimer

These are notes for Prof. Spencer to give the lecture, they were not intended as a reference for students. Students asked for them anyway, so I'm putting them up as a courtesy. Remember that they are not intended as a substitute for attending lecture.

## Cascodes Make Your Circuit Faster

- Don't Millerize input  $C_{mu}$  (you will find  $C_{mu}$  OCTC is rather small)
- Most caps see the  $1/g_m$  from the common base
- In general, only need OCTC for caps you know will matter  $\sim$  Millerized
- The common base  $r_{in}$  can be higher if really big  $R_c$ , like active loads



— Add  $r_{in}$  in parallel at end

$$\begin{aligned}
 i_o &= -g_m v_{be} + \frac{v_e - v_o}{R_c} \\
 &= g_m v_e + \frac{v_e}{R_o} - i_e \frac{R_c}{r_o}
 \end{aligned}
 \quad \rightarrow \quad
 \begin{aligned}
 i_e (r_o + R_c) &= v_e (1 + g_m r_o) \\
 R_{in} &= \left( \frac{1 + g_m r_o}{r_o + R_c} \right)^{-1} \approx \frac{1}{g_m} + \frac{R_c}{g_m r_o}
 \end{aligned}$$

## Common Base and Mirrors are Fast

- Mirrors
  - See  $1/g_m$  from diode connected device
  - Often add a big bypass cap to stabilize mirror nodes
- Common Base
  - $C_{mu}$  and  $C_{pi}$  both grounded on one side
  - $C_{pi}$  sees  $1/g_m$  input impedance
  - $C_{mu}$  sees load impedance
  - (note: CB  $r_{out}$  is really big even with  $r_o$  included)

## Emitter Followers: Fast with a Zero

- Grounded Cmu makes this OK, but zero makes this hard to approx.
- Follow identical analysis from DC, but use zpi instead of rpi

$v_E = (i_{\pi} + g_m i_{\pi} Z_{\pi}) R_E$   
 $v_i = v_{bc} + v_E = i_{\pi} (R_E + Z_{\pi} + g_m Z_{\pi} R_E)$   
 $Z_{\pi} = r_{\pi} \parallel \frac{1}{C_{\pi} s} = \frac{r_{\pi}}{1 + r_{\pi} C_{\pi} s}$   
 $A_v = \frac{\beta + 1}{\beta + 1 + \frac{r_{\pi}}{R_E}} \cdot \frac{1 + \frac{r_{\pi} C_{\pi} s}{\beta + 1}}{1 + \frac{r_{\pi} C_{\pi} s}{\beta + 1 + \frac{r_{\pi}}{R_E}}}$   
 $Z_{in} = \frac{1}{C_{\pi} s} \parallel R_E + \frac{r_{\pi}}{1 + r_{\pi} C_{\pi} s} + \frac{\beta R_E}{1 + r_{\pi} C_{\pi} s}$

## Emitter Follower Stability Issues w/ Cap Loads

- Potentially negative real part of rin at big w with capacitive load
- rout looks like an inductor at high frequencies

$$z_i = z_{\pi} + (g_m z_{\pi} + 1) Z_L \quad \text{with} \quad z_{\pi} = \frac{r_{\pi}}{r_{\pi} C_{\pi} s + 1} \quad z_L = \frac{R_L}{R_L C_L s + 1}$$

$$z_i = \frac{r_{\pi}}{r_{\pi} C_{\pi} s + 1} + \frac{R_L}{R_L C_L s + 1} + \frac{\beta R_L}{(r_{\pi} C_{\pi} + 1)(R_L C_L s + 1)}$$

$$z_i(j\omega) = \frac{r_{\pi}}{j\omega r_{\pi} C_{\pi} + 1} + \frac{R_L}{j\omega R_L C_L + 1} + \frac{\beta R_L}{(1 - r_{\pi} C_{\pi} R_L C_L \omega^2) + (r_{\pi} C_{\pi} + R_L C_L) j\omega}$$

$$v_o = \frac{v_E}{r_o} + \frac{v_E}{Z_{\pi} \parallel R_S} + g_m v_E \frac{Z_{\pi}}{Z_{\pi} \parallel R_S}$$

$$z_{out} = R_E \parallel r_o \parallel \frac{1}{C_{\mu} s} \parallel \frac{Z_{\pi} + R_S}{1 + g_m Z_{\pi}}$$

Dominates, goes from 1/gm up to Rs, zero/pole pair rising!

## Some Device Review

- MOS cap physics
  - In Linear:  $C_{gs}$  and  $C_{gd}$  both have channel ( $C_{ox} \cdot WL$ ) and overlap cap, assign  $\frac{1}{2}$  channel charge to each because it can reach
  - In Sat:  $C_{gd}$  from gate-source overlap capacitance + fringe (really want overlap)
  - In Sat:  $C_{gs}$  from gate-to-channel charge ( $\frac{2}{3} \cdot C_{ox} \cdot WL$ ) + tiny overlap
  - In Cutoff: small  $C_{gb}$  // Capacitive Divider from  $C_{gc}$  &  $C_{cb}$  sets non-ideality
  - Always junction caps, model complicated cap with cap matrix
- BJTs leave saturation slowly
  - Big influx of  $C_b$
  - Big increase in  $C_{jc}$  because it is forward biased
  - Charge transport models exist