


MOS Bias Points or V_{ov}	Current Mirror Biasing (large signal)	Current Mirror Gain (small signal)	Current Mirror bandwidth (dynamics)	Higher impedance or higher swing
- Basics $\sim kV_{th}/v_{ov}$ - load lines - CMFB issues	- Small sig model for CE - Impedance of diode			- Cascaded mirrors - Wilson mirrors? - High swing MOS mirror?

4.2. {1-3, 53} 7.3.5

Current Mirrors

- We've been using resistive loads for ouramps $\Rightarrow I/V_C$
promised \hookrightarrow change




- $A_v = g_n (R_C \parallel r_o)$ \leftarrow Feels like R_C limits gain
 $A_{v, \max} = g_n R_C$

- But making R_C really big crashes V_o
 $V_o = V_{cc} - I_C R_C$ \leftarrow need by I_C @ fixed R_C

- Merging equations reveals $A_v = \Delta V / \phi_{th}$

- Our swing/DC operating point is coupled to our gain, limits performance

- Fix this by biasing w/ current source




$$A_v = g_n (R_o \parallel R_{oi}) \quad \& \text{ unrelated to DC value of } V_{out} \quad (\text{both in FAR})$$

- ISSUE 1: How to make

- ISSUE 2: What's large signal V_o

We make it using current mirrors (seen on PSET)



"Simple Mirror"

- Figures of merit

v_{in} - want minimized

$v_{out,min}$ - minimize to max output swing

ϵ - I_{out}/I_{in} ~ can have error

R_{out} - small signal output impedance (\rightarrow gain)

- Must evaluate different mirrors @ same I_c b/c affects ϵ , v_{in}


In simple mirror draw KVL loop through v_{be} drops

$$v_{be1} = v_{be2} \leftarrow \text{All mirrors have KVL @ heart}$$

\leftarrow surprisingly useful: translinear ch., etc.

- $I_{b1} = I_{s1}(e^{v_{be1}/\phi_m} - 1) \Rightarrow I_{b2} = I_{s2}(e^{v_{be2}/\phi_m} - 1)$


- Current sum is $I_{s1} \neq I_{s2}$, o/w same



$$I_m = I_{b1} + I_{b2} = (B+1) I_{b1} \quad \left. \right\} \quad \epsilon = \frac{B}{B+2} \sim \text{small error b/c of base current}$$


$$I_{out} = B I_{b1}$$

- $v_{out,min} = v_{ce,sat} \Rightarrow v_{in} = v_{be}$



- $R_{out} = r_o$

Use this as a load on a CE



$$A_V = \beta_m \cdot (R_L / (R_L + r_{o2}))$$

~ 1000 for BJT

\sim high!

V_{SW} potentially $V_{CC} - 2V_{CE, \text{sat}}$
(if centered Vout)

- set our bias current, hard!

- Need to pick V_B so in FAR

- Still don't know DC Volt (1 mil)

so don't have upper bound on V_B


$V_{out} + \Delta$

A_V of I_{src} loaded cascade

• Find V_{out} using load line analysis (qualitative understandings)

or simulator (exact number)



\sim large signal problem w/ many exponentials not tractable, little insight



- Actually simulate & make this graph when designing active loads

- Simple mirror implies there are non-simple mirrors ...

- One very common mirror is the cascaded mirror



$$V_{in} = 2 \cdot V_{be, on}$$

$$V_{out, min} = 2 \cdot V_{ce, sat}$$

Same as cascade or right/left pattern

$$R_{out} \approx r_{T3} + r_{T4} + g_{m3} r_{T3} r_{T3} \approx \beta r_{T3}$$

- Improved R_{out} is good, but get worse &

$$I_{E1} = I_{C2} + \frac{2I_{C2}}{\beta} \quad \leftarrow \text{Note KVL used to get } I_{B2} = I_{B4} \quad \left\{ \begin{array}{l} I_{B3} = I_{E3} \\ I_{B3} = I_{B2} \end{array} \right.$$

$$I_{IN} = I_{E1} + I_{C3}/\beta \quad \leftarrow \text{Assumes } V_{CE4} \approx V_{CE1} \text{ by following diode drops around loop}$$

$$\sim \text{Note } I_{C3} = \frac{\beta}{\beta+1} I_{C2}$$


$$I_{IN} = I_{C2} \left(1 + \frac{2}{\beta} + \frac{1}{\beta+1} \right)$$

$$\left. \begin{array}{l} I_{out} = \frac{\beta}{\beta+1} I_{C2} \\ \sim E = \frac{\beta}{\beta+1} \cdot \frac{1}{1 + \frac{2}{\beta} + \frac{1}{\beta+1}} \end{array} \right\}$$

Dynamics

- C_m shorted 60% of diode connection

- C_{pi} sees diode ~ so looks into $\frac{1}{g_m} || r_o$



$$P-IC @ \approx \frac{g_m}{C_{eff}}$$

$$\text{Zero } C @ \frac{2g_m}{C_{eff}}$$

- Very approximate, OCTC covers

- Key point is that it's usually very fast, not the issue