


Workload Discussion	CE Amp. Review	DESIGN Params	Emitter Degeneration	Amp Design Example
① see slides for notes	→ 2 port params - Reviewed key design params $R_{in}$ , $R_{out}$ , $A_v$ - Come from a general 2-port amp model - Add small sig CE to find params	flow, $i_{bg}$ , $V_{sw}$ , $A_t$ - Table for them - A <sub>t</sub> example (thermo) - $V_{sw}$ talk & example	Emitter Degeneration → EET - want to split $A_v$ & $V_o$ design - Mid-band tricks OK... - But big benefits to emitter design - Tricky analysis, it's feedback	- Find easy "orthodox" circuit 1st eg: $R_o$ & $V_{sw}$ - Move backwards to $A_v$ or $R_{in}$ - Big caps to flow last.
②		③	④	⑤

- Last time looked at simple biased CE amplifier




- Specified 3 parameters we cared about colloquial	2 port
Name	
$R_{in}$	Input resistance Thevenin resistance seen @ input
$R_{out}$	Thevenin resistance seen @ output
$A_v$	Voltage Gain (small signal) How much bigger does my signal get?

$\left( \frac{dI_C}{dV_E} \right)_{\text{IN OPEN}}^{-1}$  @ input  
 $\left( \frac{dI_C}{dV_E} \right)_{\text{IN SHUNT}}^{-1}$  @ output  
 $\frac{dV_o}{dV_i} \Big|_{\text{OUT OPEN}}$

- derivative definitions come from an ideal small signal


amp. model



- We make small signal model to find  $R_{in}$ ,  $R_{out}$  &  $A_v$  of an amp

↳ Need to find large signal model to know small sig

↳ Ckt. f. control large signal called biasing/bias network, self called bias point



Given  $V_B \rightarrow I_C$

$$V_o = V_{cc} - I_C R_C$$



$$R_{in} = R_B || R_C$$

$$R_{out} = R_L$$

$$A_v = -R_{out}/R_{in}$$


Other design params we care about:  $I_L$ ,  $f_{low}$ ,  $A_I$ ,  $V_{sw}$

↳  $V_{sw}$  most important, do others later quick

$I_L$  Input Leakage/  
bias current Large signal current  
going into input port mostly calculate  
sense resistor

$f_{low}$  Low frequency  
 $-3\text{dB}$  corner Frequency @ which  
mid band assumption fails  
→ start seeing cap high pass  
Find pole associated  
w/ each mid-band  
cap

$A_I$  small signal  
current gain How much more current  
does amp spit out than  
was sent in?  $\frac{dI_o}{dI_{in}}$  /  
out short



Why large signal in parallel?


(1) Draw large & small signal ckt.

(2) Find  $I_C$

(3) Find  $A_I$  (recall out short)

Find  $I_C$

$$I_C = \frac{V_B - 0.7}{R_B} \beta$$



• Let  $R_B$  be big

•  $V_{be} = i_{fe} r_\pi$

•  $I_o = g_m r_\pi i_m$

$$\hookrightarrow A_I = \beta$$

(unsurprising!)

• Tracky ~~exponentially~~

→ rely on  $V_{CE, sat}$   
for downswing

- upswing by load  
resistor  $R_L$  loaded

- by reflecting to input  
if unloaded ~~condition~~

- OR by  $V_{ce}$  as rough cut

$V_{sw}$  output voltage swing → how much can  
 $V_o$  change w/o  
breaking small  
signal model?

- what range of  
voltages can  $V_o$   
assume

~ Bridges large & small signal model, so it's tracky

Thef  
Do:


Max swings  $bias$

1.  $V_{cc}/2$

2.  $V_{cc}/(R_{load} + R_{AC})$

- blocky -

Output swing Example



$$V_{CC} = 5V$$

$$R_L = 1k\Omega$$

$$I_c = 2.5mA$$

$$V_{CE,SAT} = 0.1V$$

- Find top allowed voltage, bottom allowed voltage
- $V_{SW}$

(1) Find  $V_o$ 

$$V_o = V_{CC} - I_c R_L = 2.5V$$

(2) Minimum voltage (set by  $V_{CE,SAT}$ )  $\rightarrow V_{min} = V_{CE,SAT} = 0.1V$ 

(3) max voltage

$$(3.1) \quad V_{max} = V_{CC} = 5V, \text{ so } V_{SW} = 4.9V$$

• negative distortion

w/ FFT. Harmonic peaks.

$$26mV \cdot 100 = 2.6V \sim 50 + 2.5V \text{ ok approx here}$$

Let's design an amplifier

$\hookrightarrow$  So far we've moved from circuits  $\rightarrow$  amp specs.


$\hookrightarrow$  your job is to move from amp specs to circuits

example:  $R_{out} < 2k\Omega$

$$R_{in} > 1k\Omega$$

$$A_v =$$

$$V_{SW} > 4V$$



$$\beta = 100$$

$$V_b = 3.2V$$

$$V_{CE,SAT} = 0.3V$$

min power by  
setting  $I_c = 2.5mA$   
 $2mA = 100mA$

(1) Start w/ Easy constraints

- In this case,  $R_{in} = r_\pi \rightarrow r_\pi = \frac{\beta}{g_m} = \frac{\beta \Phi_e}{I_c} = \frac{100 \cdot 25mV}{2.5mA} > 1k\Omega \rightarrow I_c > 2.5mA$

- Usually, easy constraints are found @ output:  $V_{SW}$  or  $R_{out}$

(2) Propagate

- know  $V_E = 2.8V$ , so need  $R_E = 1k$


... inverter  $V_o < 8V$  & down stages says  $V_o > 4.8V$ ,  $\frac{1}{2}$  way is  $6.4V$

$$R_c = 1.6k$$

Have an odd issue ~


- Specifying  $R_{in}$  &  $V_{sw}$  fully specifies  $R_{out}$  &  $A_v$
- $1.6k\Omega \cdot 100mA = A_v = 160 \Rightarrow R_{out} = 1.6k\Omega$  ( $\frac{2.5mA}{100mA} \frac{50V}{2.5mA} = 20k\Omega$ )
- we'd like to buildamps where we can set  $V_{sw}$  indept.  $A_v$

Trick #1 - Leverage the midband



- works dc, trickier high pass

Trick #2 - Emitter degeneration




same large signal  
that we're used to

- crazy new small signal
- ignoring  $r_o$  for now, you'll add it back in on your HW

Find  $R_{in}$ ,  $R_{out}$ ,  $A_v$

me  $R_{in}$



- Note  $V_{in} \neq V_{be}$
- leads to feedback  
(could do fun (or stuff))

$$V_{be} = i_i \cdot r_\pi$$

$$V_E = (g_m r_\pi i_i + i_i) R_E$$

$$V_i = V_E + V_{be} = i_i (r_\pi + R_E + \beta R_E)$$

You Try  $A_v$

$$V_{be} = r_\pi \frac{V_i}{R_{in}}$$

$$V_o = -g_m (r_\pi \frac{V_i}{R_{in}}) \cdot R_L$$

$$= \frac{-g_m r_\pi R_L}{r_\pi + R_E + \beta R_E} V_i$$

$$A_v = \frac{-\beta R_L}{(1 + \beta + 1) R_E} \approx \frac{-R_L}{R_E} \quad \begin{matrix} \text{can tune} \\ \text{Free } V_o \end{matrix}$$