

Review Small Signal  
Derivation?

Add Load Line

Roadmap	Amplifier params	CE large signal	CE small signal
<ul style="list-style-type: none"> <li>- Input, output</li> <li>- bias</li> <li>- Show CE/CB/EB</li> <li>- In modulates BE junction</li> <li>→ 2 part Review</li> </ul>	<ul style="list-style-type: none"> <li>- 2 port review</li> <li>(<math>r_{in}</math>, <math>r_{out}</math>, <math>A_v</math>)</li> <li>- <math>A_{ig}</math>, <math>V_{swig}</math>, <math>\Delta_{max}</math></li> <li>= <math>\lambda_B</math></li> <li>- <math>S_{low}</math></li> <li>- PSRR, CMRR, noise</li> </ul>	(5)	(4)

(Optional) Small signal model review in FAR

$$I_c = \beta I_b$$

$$i_e = I_e + \bar{I}_b$$

$$I_b = I_{ES} (e^{V_{BE}/\phi_{th}} - 1) \quad \leftarrow \text{only a function of } V_{BE}$$

a conductance,  $r_{\pi} = \frac{\phi_{th}}{I_B} = \frac{\beta}{g_m}$





$$I_c = \beta I_{ES} (e^{V_{BE}/\phi_{th}} - 1) \left( 1 + \frac{V_{CE}}{V_A} \right) \quad \leftarrow \frac{\partial I_b}{\partial V_{BE}} = \frac{I_c}{\phi_{th}} = g_m$$

*We've been ignoring  $I_C$  terms, but showing on large signal plots*

$$\frac{\partial I_c}{\partial V_{CE}} = \frac{I_c}{V_A} \quad \text{a conductance}$$

$$\Rightarrow r_o = \frac{V_A}{I_c}$$

All same for NPN & PNP b/c of wacky sign conversions making large signal plots some (upside down large signal models only issue)






GET HYPE, WE'RE DOING AMPLIFIERS!

↳ sort of why we're here!

Roadmap

- 3 terminals  $\Rightarrow$  3 key functions ( $i_{in}$ ,  $v_{out}$  &  $bias$ )



Common-emitter

Common-collector

Common-base


or  
emitter follower

Always use  $v_{in}$  to modulate  $v_{be}$  junction

### Amplifier Design Parameters

- each configuration does different things well, want a quantitative description of those things

- If most common parameters are  $R_{in}$ ,  $R_{out}$  &  $A_v$  &  $V_{sw}$   
 ↳ technically  $Z_{in}$  &  $Z_{out}$  ... ↳ small signal Q'ty.  $\Rightarrow R_{in}$  &  $R_{out}$  linear




- Recall our 2 port amplifier model
- Can rep. as Thevenin/Norton

- Circuit picture of these derivatives is small signal test sources
- 2 port model lets us separate analysis from loading

- save  $V_{SW}$  (or oddities:  $A_i, I_b$  & simple thing flow)

until after we apply this




- Let  $V_B$  be picked such that we have  $I_C$  flowing into BJT

(Positive)  
CE Amplifier!

- You guess find  $R_{in}$ ,  $R_{out}$  &  $A_v$  (symbolically)
- Find values if  $I_C = 1mA$ ,  $V_A = 50V$ ,  $\beta = 100$ ,  $R_L = 1k$

Small signal model



$$R_{in} = r_{\pi}$$

$$R_{out} = r_o \parallel R_L$$

to usually big  
so ignore it  
max possible  $R_{out} = r_o$

$$A_v = -g_m (r_o \parallel R_L)$$

max gain is  $g_m r_o$   
negative b/c multiplying  
 $V_{be}$  up causes  $V_o$  to nudge down w/  
more current

-  $V_i$  controls  $V_{be}$  directly

$$\sim \text{W/H/S} \rightarrow g_m = \frac{I_C}{\phi_{th}} \approx 40 \text{ mS} \quad \sim 25 \text{ mV } \phi_{th}$$

$$r_o = 50 \text{ k}\Omega \quad \left( \frac{50V}{1mA} \right)$$

$$R_{out} \approx 1k \Rightarrow A_v \approx 40$$

- Let  $V_{cc} = 5V$ , how big can  $V_i$  be before trouble?

↳ have issues if  $V_o$  too big or too small

↳ too big cuts off  $I_C \sim$  note  $I_C$  also =  $\frac{V_{ce} - V_o}{R_L}$

↳ means cut-off transistor

↳  $V_{in, min} = 0.7V$

↳ propagate  $V_B - V_{in, min}$  to output

Easy way to  
check  $I_C$ !


↳ too small saturates BJT

↳  $V_o > V_{ce, SAT}$

↳ voltage swing,  $V_{sw}$ , is max  $V_{out} - min V_{out}$

~ Other amplifier specs.

↳ short circuit current gain,  $A_i$



Then  
Find for CE?


$$A_i = g_m r_\pi$$

↳ Input bias current,  $i_{in}$

- Large signal, DC, parameter


- How much current does the amp input steal?

- For us:  $I_C/B$  in CE amp





↳ Low frequency corner, f\_low

- Where does mid-band approx break?




- Large Signal Behavior



- Looks like logic gate Xor curve, some early logic gates made this way

- Let's try practical CE amplifier w/ series bias



$$R_{in} = R_1 + r_\pi \parallel R_2 \parallel R_3$$

$$R_{out} = r_o \parallel R_L$$

$$A_v = \frac{r_\pi}{R_4 + r_\pi} g_m (r_o \parallel R_L)$$

$A_{i_o}$  in, f\_low, large signal, practical w/ series  $R_b$