

Microprocessor-Based Systems (E155)
Fall 2013
Syllabus

Teaching Staff

Professor: Josef Spjut josef_spjut@hmc.edu
 Parsons 2362 Office Hours by Appointment

Lab Tutors: Dong-hyeon Park Joshua Vasquez Shreyasha Paudel

Schedule:

Lecture: MW 1:15-2:30
Lab Tutor Hours: uPs Lab, Saturdays 1-3, Sundays 2-4, 8-10

Textbook:

Harris & Harris, *Digital Design and Computer Architecture*, 2nd Ed., Morgan Kaufmann, 2012.
Has some good sections on embedded interfaces in chapter 8.

You will also need to put \$80 Claremont cash on your card, see Sydney in the Engineering office to get a receipt and give the receipt to Sam to get your parts kit.

Electronic Communication

Class Web Page: <http://www3.hmc.edu/~jspjut/class/e155>
Class Email List: eng-155-1@hmc.edu

Be sure you are on the class mailing list. You should have received email before the beginning of classes. If you did not receive mail, add yourself to the list or risk missing important late-breaking announcements. To subscribe, send email to listkeeper@hmc.edu with one line in the body:

subscribe eng-155-1

Alternatively, if you have an electronic version of the syllabus, you can click this paragraph to have your mail client autocomplete the email for you.

You also will need a Harvey Mudd College computer to complete your labs. If you are not a HMC student, email me your full name and school affiliation and I will request an account for you. Your lab work will primarily be performed in the MicroPs lab where 10 stations are available. The ECF may be used for some parts of the labs, but the hardware and power supplies should remain in the MicroPs lab. If you have issues with the software or computer systems, contact the system administrator, Willie Drake. He can often be found in his office inside the ECF, and after-hours contact information is typically posted on his door.

Course Objectives:

- To get hands on experience with digital system design
- To develop debugging skills by designing, building, and testing digital circuits using commercially available CAD (computer aided design) tools
- To design, build, and test your own digital embedded system project on a design team

Grading:

Labs: 50%

Final Project: 45%

Activities: 5%

Labs are graded on a 9-point scale. 3 points are given for the system meeting its specified requirements. Up to 3 more points are given for the cleanliness of implementation (simple, elegant, well-commented code, clean wiring) on the scale of 1 = marginal, 2 = good, 3 = exceptional. Another 3 points are given for answering a “fault tolerance question,” with 3 points for a correct answer to the first question, 2 for a second try, and so forth.

As the labs typically involve iterating on your design and modifications from a functional prototype towards adding more features as you develop them, it is extremely useful to maintain your source files using some form of version control. Doug Hu has developed an excellent tutorial on the git software version control system that you can find on Charlie at charlie.ac.hmc.edu/Clinic/Engineering/Tutorials/Tutorial-Files-2013/GitVersionControl. You are strongly encouraged to use git or some other form of version control for you labs as it will prevent many headaches from broken updates, and will make it natural to develop as a team when it comes time to work on the project.

Lab checkoffs are to be completed during your scheduled time on Monday or Tuesday of the week the lab assignment is due. As many people have scheduling conflicts with the planned lab times, the checkoffs will be scheduled using the following spreadsheet. If you are late for your appointed time, you may be given a 0 for the lab.

No late labs will be accepted. Late labs are not accepted, but your lowest lab score will be dropped before the average is calculated so if you are sick or have an emergency one week you can drop that lab. However, all labs must still be completed by the project proposal deadline, even if you drop the score. Labs are done individually. You are welcome to discuss them with other students or the instructor after you have made an effort by yourself. Please list the names of other students you have worked with. However, you should turn in your own work, not work identical to that of another person. **It is an honor code violation to simply copy someone else’s work.** Solutions to past years labs have been handed out. Obviously, it is also an honor code violation to refer to these solutions while doing your lab. The final project will be done in groups of two.

Tentative Schedule: The schedule below is a tentative plan that may change during the semester. The deadlines, however, are fixed unless otherwise notified; do not assume that they will change just because the lecture schedule changes. Any changes to deadlines will be announced in class and sent to the class mailing list.

MONDAY	WEDNESDAY	FRIDAY
Sep 2nd Labor Day	4th Class Intro	6th
9th Logic Design	11th Logic Design	13th
16th Lab 1 Due Last Day to Add Classes FPGA Lab 1 - FPGA Board	18th FPGA Datasheet	20th

MONDAY		WEDNESDAY		FRIDAY
23rd Lab 2 Due Synchronous Logic Design Lab 2 - Muxed Display	6	25th FSM Design	7	27th
30th Lab 3 Due PIC Assembly Lab 3 - Keypad	8	Oct 2nd PIC Programming	9	4th
7th Lab 4 Due PIC Hardware Lab 4 - Assembly	10	9th PIC Interfacing	11	11th
14th Lab 5 Due C Programming Lab 5 - Audio	12	16th C Examples	13	18th
21st Fall Break		23rd Project Kickoff	14	25th
28th Lab 6 Due VGA Graphics Lab 6 - Wireless	15	30th USB,PCI	16	Nov 1st
4th Lab 7 Due DAC Lab 7 - VGA & USB	17	6th Motors, speakers	18	8th
11th Network	19	13th SATA	20	15th
18th FLASH memory	21	20th DDR3	22	22nd
25th Presentations	23	27th Presentations	24	29th Thanksgiving
Dec 2nd Presentations	25	4th Presentations	26	6th
9th Interview Questions	27	11th Project Demos	28	13th Last Day of Classes
16th Finals Week		18th Finals Week		20th Finals Week