E85: Digital Design and Computer Engineering Problem Set 2

1) The voltage transfer characteristics below are measured for a 74LS04 operating at 5V. Determine VIL, VIH, VOL, VOH, and the high and low noise margins. Compare your results to the 74LS specification in Table eA.2 of the textbook. Are they within the specifications?



- 2) Referring to the logic level specifications in Tables eA.2 and eA.3 of the textbook:
 - a) What could go wrong if a 74LS04 inverter drives a 74HC08 AND gate?
 - b) In light of your answer to Part (a), why does the HCT family exist?
 - c) i) Can a 3.3V 74LVC32 gate reliably drive a 5V 74HC00?
 - ii) Can a 3.3V 74LVC32 gate reliably drive a 5V 74HCT00?
 - iii) Can a 74HC00 reliably drive a 3.3V 74LVC32?
- 3) Power consumption

The following circuit turns on an LED when you press one button or another but not both. The circuit operates directly from a 6V Ni-MH battery with a 280 mA-hr energy capacity. The data sheet for the 74HC86 XOR gate is attached to the end of this problem set. The circuit is in a hot enclosure that might reach 85 °C.



Page 1 of 6

- a) What is the quiescent power consumption of the XOR gate in the hot enclosure?
- b) What value of R1 should you use to minimize power consumption when the button is pressed, while still providing a valid logic level at the input of the XOR, considering input leakage current?
- c) What value of R2 should you use to maximize the brightness of the LED without exceeding the I_{OH} output current specification? Assume that the LED has a 2 V drop across it when ON.
- d) Suppose that both buttons are pressed 99.9% of the time and that a single button is pressed the remainder of the time. What is the average power consumption? Be sure to account for quiescent consumption of the gate, power dissipated in the input resistors, and power delivered to the load.
- e) How long will the battery last?
- f) If you were willing to violate IOH, what is the minimum value of R2 that you could use without risking damage to the 74HC86?
- 4) Sketch a transistor-level implementation of a 3-input NAND gate.
- 5) Give the Boolean equation performed by the following gate.



6) Give a minimal sum of products Boolean equation for the following function. Show <u>how to implement the function with logic gates and in Verilog.</u>

Α	В	С	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

7) Give a minimal sum of products Boolean equation for the following function. Show how to implement the function with logic gates and in Verilog.

$$Y = AB + BCD$$

8) Give the minimal sum-of-products equation for the following circuit.



9) Impact on Society: Integrated circuits have been following Moore's Law since 1965, with cost per transistor reducing approximately 30% per year. This progress is slowing as nanometer lithography is becoming extremely expensive. Supposing cost reduction grinds to a halt by 2020, write a thoughtful paragraph predicting a significant impact on society caused by the end of Moore's Law.

How long did you spend on this problem set? This will not count toward your grade but will help calibrate the workload.

SN54HC86, SN74HC86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

±4-mA Output Drive at 5 V

True Logic

Low Input Current of 1 µA Max

SCLS100E - DECEMBER 1982 - REVISED AUGUST 2003

- Wide Operating Voltage Range of 2 V to 6 V
 - Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 20-μA Max I_{CC}
- Typical t_{pd} = 10 ns





NC - No internal connection

description/ordering information

These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean function $Y = A \oplus B$ or $Y = \overline{AB} + A\overline{B}$ in positive logic.

۲

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

	•	BEIMIGHI	STRIATION			
TA	PACKA	GET	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	PDIP – N	Tube of 25	SN74HC86N	SN74HC86N		
		Tube of 50	SN74HC86D			
	SOIC – D	Reel of 2500	SN74HC86DR	HC86		
–40°C to 85°C		Reel of 250	SN74HC86DT]		
	SOP – NS	Reel of 2000	SN74HC86NSR	HC86		
		Tube of 90	SN74HC86PW	HC86		
	TSSOP – PW	Reel of 2000	SN74HC86PWR			
		Reel of 250	SN74HC86PWT			
–55°C to 125°C	CDIP – J Tube of 2		SNJ54HC86J	SNJ54HC86J		
	CFP – W	Tube of 150	SNJ54HC86W	SNJ54HC86W		
	LCCC – FK	Tube of 55	SNJ54HC86FK	SNJ54HC86FK		

ORDERING INFORMATION

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrardy. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated On products compliant to ML-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54HC86, SN74HC86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCLS100E - DECEMBER 1982 - REVISED AUGUST 2003

FUNCTION TABLE (each gate)								
INPUTS OUTPU								
Α	В	Y						
L	L	L						
L	Н	н						
н	L	н						
н	Н	L						

exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.



These are five equivalent exclusive-OR symbols valid for an 'HC86 gate in positive logic; negation may be shown at any two ports.



2k The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

Even-Parity Element



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		–0.5 V to	7 V
Input clamp current, I_{IK} (V _I < 0 or V _I > V _{CC}) (se	ee Note 1)	±20	mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _C		±20	mA
Continuous output current, I_{O} (V _O = 0 to V _{CC})	· · · · · · · · · · · · · · · · · · ·	±25	mA
Continuous current through V _{CC} or GND		±50	mA
Package thermal impedance, θ_{IA} (see Note 2):	: D package		C/W
	N package	80°0	C/W
	NS package		C/W
	PW package	113°(C/W
Storage temperature range, Tsta		–65°C to 15	0°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SN54HC86, SN74HC86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCLS100E - DECEMBER 1982 - REVISED AUGUST 2003

3

recommended operating conditions (see Note 3)

			S	SN54HC86			SN74HC86			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		2	5	6	2	5	6	V	
V _{IH} Hi	High-level input voltage	V _{CC} = 2 V	1.5			1.5			v	
		V _{CC} = 4.5 V	3.15			3.15				
		V _{CC} = 6 V	4.2			4.2				
VIL		V _{CC} = 2 V			0.5			0.5	v	
	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35		
		V _{CC} = 6 V			1.8			1.8		
VI	Input voltage		0		VCC	0		VCC	V	
Vo	Output voltage		0		VCC	0		VCC	V	
		V _{CC} = 2 V			1000			1000		
Δt/Δv	Input transition rise/fall time	V _{CC} = 4.5 V			500			500	ns	
		V _{CC} = 6 V			400			400		
ТА	Operating free-air temperature		-55		125	-40		85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical	characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise	noted)						-	•

DADAMETED	TEST CONDITIONS		Vaa	T _A = 25°C			SN54HC86		SN74HC86		LINUT
PARAMETER			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = –20 μA	4.5 V	4.4	4.499		4.4		4.4		
VOH	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84		
		I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		5.34		
	VI = VIH or VIL	I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
VOL			6 V		0.001	0.1		0.1		0.1	V
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
li li	$V_I = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA
ICC	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			2		40		20	μA
Ci			2 V to 6 V		3	10		10		10	pF

