


# ***Digital Design and Computer Architecture, RISC-V Edition***

---


David M. Harris and Sarah L. Harris

# Chapter 7 :: Microarchitecture


- Introduction
- Performance Analysis
- Single-Cycle Processor
- Multicycle Processor
- Pipelined Processor
- Advanced Microarchitecture



# Review: Single-Cycle RISC-V Processor



# Review: Multicycle RISC-V Processor



# Review: Multicycle Main FSM

## State

### Fetch

### Decode

### MemAdr

### MemRead

### MemWB

### MemWrite

### ExecuteR

### ExecuteI

### ALUWB

### BEQ

### JAL

## Datapath $\mu$ Op

Instr  $\leftarrow$  Mem[PC]; PC  $\leftarrow$  PC+4

ALUOut  $\leftarrow$  PCTarget

ALUOut  $\leftarrow$  rs1 + imm

Data  $\leftarrow$  Mem[ALUOut]

rd  $\leftarrow$  Data

Mem[ALUOut]  $\leftarrow$  rd


ALUOut  $\leftarrow$  rs1 op rs2

ALUOut  $\leftarrow$  rs1 op imm

rd  $\leftarrow$  ALUOut

ALUResult = rs1-rs2; if Zero, PC = ALUOut

PC = ALUOut; ALUOut = PC+4



# Advanced Microarchitecture

- Deep Pipelining
- Micro-operations
- Branch Prediction
- Superscalar Processors
- Out of Order Processors
- Register Renaming
- SIMD
- Multithreading
- Multiprocessors



# Deep Pipelining

- 10-20 stages typical
- Number of stages limited by:
  - Pipeline hazards
  - Sequencing overhead
  - Power
  - Cost

# Micro-operations

- Decompose more complex instructions into a series of simple instructions called *micro-operations* (*micro-ops* or  $\mu$ -ops)
- At run-time, complex instructions are decoded into one or more micro-ops
- Used heavily in CISC (complex instruction set computer) architectures (e.g., x86)

## Complex Op

```
lw s1, 0(s2), postincr 4
```

## Micro-op Sequence

```
lw s1, 0(s2)  
addi s2, s2, 4
```

**Without  $\mu$ -ops, would need 2nd write port on the register file**





# Branch Prediction

- Guess whether branch will be taken
  - Backward branches are usually taken (loops)
  - Consider history to improve guess
- Good prediction reduces fraction of branches requiring a flush

# Branch Prediction

- Ideal pipelined processor:  $CPI = 1$
- Branch misprediction increases CPI
- **Static branch prediction:**
  - Check direction of branch (forward or backward)
  - If backward, predict taken
  - Else, predict not taken
- **Dynamic branch prediction:**
  - Keep history of last several hundred (or thousand) branches in *branch target buffer*, record:
    - Branch destination
    - Whether branch was taken

# Branch Prediction Example

```
addi s1, zero, 0      # s1 = sum
addi s0, zero, 0      # s0 = i
addi t0, zero, 10     # t0 = 10
```


```
For:                  # for (i=0; i<10; i=i+1)
    bge s0, t0, Done
    add s1, s1, s0     # sum = sum + i
    addi s0, s0, 1     # i = i + 1
    j For
```

Done:

# 1-Bit Branch Predictor

- Remembers whether branch was taken the last time and does the same thing
- Mispredicts first and last branch of loop


# 2-Bit Branch Predictor



**Only mispredicts last branch of loop**

# Superscalar


- Multiple copies of datapath execute multiple instructions at once
- Dependencies make it tricky to issue multiple instructions at once



# Superscalar Example

Ideal IPC: 2


Actual IPC: 2



# Superscalar with Dependencies

Ideal IPC: 2

Actual IPC:  $6/5 = 1.2$





# Out of Order Processor

- Looks ahead across multiple instructions
- Issues as many instructions as possible at once
- Issues instructions out of order (as long as no dependencies)
- **Dependencies:**
  - **RAW** (read after write): one instruction writes, later instruction reads a register
  - **WAR** (write after read): one instruction reads, later instruction writes a register
  - **WAW** (write after write): one instruction writes, later instruction writes a register

# Out of Order Processor


- **Instruction level parallelism (ILP):** number of instructions that can be issued simultaneously (average  $< 3$ )
- **Scoreboard:** table that keeps track of:
  - Instructions waiting to issue
  - Available functional units
  - Dependencies

# Out of Order Processor Example

```

LDR  R8, [R0, #40]
ADD  R9, R8, R1
SUB  R8, R2, R3
AND  R10, R4, R8
ORR  R11, R5, R6
STR  R7, [R11, #80]
    
```

Ideal IPC: 2  
 Actual IPC:  $6/4 = 1.5$




# Register Renaming

```
LDR R8, [R0, #40]
ADD R9, R8, R1
SUB R8, R2, R3
AND R10, R4, R8
ORR R11, R5, R6
STR R7, [R11, #80]
```

**Ideal IPC: 2**  
**Actual IPC:  $6/3 = 2$**


```
LDR R8, [R0, #40]
SUB T0, R2, R3
AND R10, R4, T0
ORR R11, R5, R6
ADD R9, R8, R1
STR R7, [R11, #80]
```

2-cycle RAW (from LDR to AND)  
 RAW (from LDR to ADD)  
 RAW (from AND to ADD)



# SIMD

- Single Instruction Multiple Data (SIMD)
  - Single instruction acts on multiple pieces of data at once
  - Common application: graphics
  - Perform short arithmetic operations (also called *packed arithmetic*)
- For example, add eight 8-bit elements



# Advanced Architecture Techniques

- **Multithreading**
  - Wordprocessor: thread for typing, spell checking, printing
- **Multiprocessors**
  - Multiple processors (cores) on a single chip

# Threading: Definitions

- **Process:** program running on a computer
  - Multiple processes can run at once: e.g., surfing Web, playing music, writing a paper
- **Thread:** part of a program
  - Each process has multiple threads: e.g., a word processor may have threads for typing, spell checking, printing

# Threads in Conventional Processor

- One thread runs at once
- When one thread stalls (for example, waiting for memory):
  - Architectural state of that thread stored
  - Architectural state of waiting thread loaded into processor and it runs
  - Called **context switching**
- Appears to user like all threads running simultaneously



# Multithreading

- Multiple copies of architectural state
- Multiple threads **active** at once:
  - When one thread stalls, another runs immediately
  - If one thread can't keep all execution units busy, another thread can use them
- Does not increase instruction-level parallelism (ILP) of single thread, but increases throughput

**Intel calls this “hypertreading”**

# Multiprocessors

- Multiple processors (cores) with a method of communication between them
- Types:
  - **Homogeneous:** multiple cores with shared main memory
  - **Heterogeneous:** separate cores for different tasks (for example, DSP and CPU in cell phone)
  - **Clusters:** each core has own memory system