Digital Design and Computer Architecture, RISC-V Edition

David M. Harris and Sarah L. Harris



Chapter 7 :: Microarchitecture

- Introduction
- Performance Analysis
- Single-Cycle Processor
- Multicycle Processor
- Pipelined Processor
- Advanced Microarchitecture

Chapter 7 <2>





Review: Single-Cycle RISC-V Processor





Review: Multicycle RISC-V Processor



Chapter 7 <4>



Review: Multicycle Main FSM



Chapter 7 <5>



Advanced Microarchitecture

Chapter 7 <6>

- Deep Pipelining
- Micro-operations
- Branch Prediction
- Superscalar Processors
- Out of Order Processors
- Register Renaming
- SIMD
- Multithreading
- Multiprocessors



Deep Pipelining

- 10-20 stages typical
- Number of stages limited by:

Chapter 7 <7>

- Pipeline hazards
- Sequencing overhead
- Power
- Cost



Micro-operations

- Decompose more complex instructions into a series of simple instructions called *micro-operations* (*micro-ops* or μ-ops)
- At run-time, complex instructions are decoded into one or more micro-ops
- Used heavily in CISC (complex instruction set computer) architectures (e.g., x86)

 Complex Op
 Micro-op Sequence

 lw s1, 0(s2), postincr 4
 lw s1, 0(s2)

 addi s2, s2, 4

Without µ-ops, would need 2nd write port on the register file

Chapter 7 <8>



Branch Prediction

- Guess whether branch will be taken
 - Backward branches are usually taken (loops)
 - Consider history to improve guess
- Good prediction reduces fraction of branches requiring a flush



Branch Prediction

- Ideal pipelined processor: CPI = 1
- Branch misprediction increases CPI
- Static branch prediction:
 - Check direction of branch (forward or backward)
 - If backward, predict taken
 - Else, predict not taken
- Dynamic branch prediction:
 - Keep history of last several hundred (or thousand) branches in *branch target buffer*, record:
 - Branch destination
 - Whether branch was taken

Chapter 7 <10>



Branch Prediction Example

addi	s1,	zero,	0	#	s1	=	sum
addi	s0,	zero,	0	#	s0	=	i
addi	t0,	zero,	10	#	t0	=	10

Chapter 7 <11>

For:

bges0, t0, Doneadds1, s1, s0addis0, s0, 1jFor

for (i=0; i<10; i=i+1)</pre>

i = i + 1

Done:



1-Bit Branch Predictor

- Remembers whether branch was taken the last time and does the same thing
- Mispredicts first and last branch of loop

Chapter 7 <12>



2-Bit Branch Predictor



Only mispredicts last branch of loop



Superscalar

- Multiple copies of datapath execute multiple instructions at once
- Dependencies make it tricky to issue multiple instructions at once



Chapter 7 <14>



Superscalar Example





Chapter 7 <15>



Superscalar with Dependencies



Chapter 7 <16>



Out of Order Processor

- Looks ahead across multiple instructions
- Issues as many instructions as possible at once
- Issues instructions out of order (as long as no dependencies)
- Dependencies:
 - RAW (read after write): one instruction writes, later instruction reads a register
 - WAR (write after read): one instruction reads, later instruction writes a register
 - WAW (write after write): one instruction writes, later instruction writes a register

Chapter 7 <17>



Out of Order Processor

- Instruction level parallelism (ILP): number of instruction that can be issued simultaneously (average < 3)
- Scoreboard: table that keeps track of:

Chapter 7 <18>

- Instructions waiting to issue
- -Available functional units
- Dependencies



Out of Order Processor Example



Chapter 7 <19>



Register Renaming



Digital Design a Digital Design a Chapter 7 <20>

SIMD

- Single Instruction Multiple Data (SIMD)
 - Single instruction acts on multiple pieces of data at once
 - Common application: graphics
 - Perform short arithmetic operations (also called *packed arithmetic*)
- For example, add eight 8-bit elements

Chapter 7 <21>





Advanced Architecture Techniques

Multithreading

- Wordprocessor: thread for typing, spell checking, printing
- Multiprocessors
 - Multiple processors (cores) on a single chip

Chapter 7 <22>



Threading: Definitions

- Process: program running on a computer
 - Multiple processes can run at once: e.g., surfing
 Web, playing music, writing a paper
- Thread: part of a program
 - Each process has multiple threads: e.g., a word processor may have threads for typing, spell checking, printing

Chapter 7 <23>



Threads in Conventional Processor

- One thread runs at once
- When one thread stalls (for example, waiting for memory):
 - Architectural state of that thread stored
 - Architectural state of waiting thread loaded into processor and it runs
 - Called context switching
- Appears to user like all threads running simultaneously

Chapter 7 <24>



Multithreading

- Multiple copies of architectural state
- Multiple threads **active** at once:
 - When one thread stalls, another runs immediately
 - If one thread can't keep all execution units busy, another thread can use them
- Does not increase instruction-level parallelism (ILP) of single thread, but increases throughput

Intel calls this "hyperthreading"

Chapter 7 <25>



Multiprocessors

- Multiple processors (cores) with a method of communication between them
- Types:
 - Homogeneous: multiple cores with shared main memory
 - Heterogeneous: separate cores for different tasks (for example, DSP and CPU in cell phone)
 - Clusters: each core has own memory system

Chapter 7 <26>

