


# Lecture 16


- Introduction
  - Instruction Set Architecture (ISA)
  - RISC-V History
- RISC-V Assembly Language
  - Instructions
  - Register Set
  - Memory
  - Programming constructs





# Lecture 16


- Introduction
  - Instruction Set Architecture (ISA)
  - RISC-V History
- RISC-V Assembly Language
  - Instructions
  - Register Set
  - Memory
  - Programming constructs





# Introduction

- Jumping up a few levels of abstraction
- Architecture: programmer's view of computer
  - Defined by \_\_\_\_\_ &
- Microarchitecture: how to implement an architecture in hardware (covered in Chapter 7)





# Assembly Language

- Instructions: commands in a computer's language
  - Assembly language: \_\_\_\_\_\_ format of instructions
  - Machine language: format (1's and 0's)
- **RISC-V** architecture:
  - Developed by Krste Asanovic, David Patterson and their colleagues at UC Berkeley in 2010.
  - First open-source computer architecture

Once you've learned one architecture, it's easier to learn others



# Instruction Set Architecture Manual

- RISC-V ISA Manual available at: <u>https://riscv.org/specifications/</u> <u>isa-spec-pdf/</u>
- Details base integer ISA along with optional extensions
- Gives not only the specs but also some helpful rationale and reasoning behind the decisions

The RISC-V Instruction Set Manual Volume I: Unprivileged ISA Document Version 20191213

Editors: Andrew Waterman<sup>1</sup>, Krste Asanović<sup>1,2</sup> <sup>1</sup>SiFive Inc., <sup>2</sup>CS Division, EECS Department, University of California, Berkeley andrew@sifive.com, krste@berkeley.edu December 13, 2019



#### Krste Asanovic


- Professor of Computer Science at the University of California, Berkeley
- Developed RISC-V during one summer
- Chairman of the Board of the RISC-V Foundation
- Co-Founder of SiFive, a company that commercializes and develops supporting tools for RISC-V





# **David Patterson**

- Professor of Computer Science at the University of California, Berkeley since 1976
- Coinvented the Reduced Instruction Set Computer (RISC) with John Hennessy in the 1980's
- Developed the **RISC** architecture at Berkeley in 1984, which was later commercialized as SPARC architecture





# **Architecture Design Principles**

Underlying design principles, as articulated by Hennessy and Patterson:


- **1. Simplicity favors regularity**
- 2. Make the common case fast
- 3. Smaller is faster
- 4. Good design demands good compromises




# Lecture 16

- Introduction
  - Instruction Set Architecture (ISA)
    RISC-V History
- RISC-V Assembly Language
  - Instructions
  - Register Set
  - Memory
  - Programming constructs

Chapter 6 <10>









#### Instructions: Subtraction

#### Similar to addition - only **mnemonic** changes

C Code	<b>RISC-V</b> assembly code
a = b - c;	sub a, b, c

- **sub**: mnemonic
- **b**, **c**: source operands
- **a**: destination operand



# Design Principle 1

#### **Simplicity favors regularity**

- Consistent instruction format
- Same number of operands (two sources and one destination)
- Easier to encode and handle in hardware



# More complex code is handled by multiple RISC-V instructions.





# Design Principle 2

#### Make the common case fast

- RISC-V includes only simple, commonly used instructions
- Hardware to decode and execute instructions can be simple, small, and fast
- More complex instructions (that are less common) performed using multiple simple instructions
- RISC-V is a \_\_\_\_\_, with a small number of simple instructions
- Other architectures, such as Intel's x86, are \_



#### Operands

• Operand location: physical location in computer



# **Operands: Registers**

- RISC-V has 32 32-bit registers
- Registers are faster than memory
- RISC-V called "\_\_\_\_\_" because it operates on 32-bit data



# Design Principle 3

#### **Smaller is Faster**

• RISC-V includes only a small number of registers



# **RISC-V Register Set**

Name	Register Number	Usage
zero	x0	Constant value 0
ra	x1	Return address
sp	x2	Stack pointer
gp	x3	Global pointer
tp	x4	Thread pointer
t0-2	x5-7	Temporaries
s0/fp	x8	Saved register / Frame pointer
s1	x9	Saved register
a0-1	x10-11	Function arguments / return values
a2-7	x12-17	Function arguments
s2-11	x18-27	Saved registers
t3-6	x28-31	Temporaries



Chapter 6 <19>

# **Operands: Registers**

#### • Registers:

- Can use either name (i.e., ra, zero) or x0, x1, etc.
- Using name is preferred
- Registers used for **specific purposes**:
  - zero always holds the **constant value 0**.
  - the\_\_\_\_\_, s0-s11, used to hold variables
  - the \_\_\_\_\_\_, t0-t6, used to hold intermediate values during a larger computation
  - Discuss others later



#### Instructions with Registers

Revisit add instruction







# **Operands: Memory**

- Too much data to fit in only 32 registers
- Store more data in memory
- Memory is large, but slow
- Commonly used variables kept in registers

Chapter 6 <22>



#### Memory


- First, we'll discuss **word-addressable** memory
- Then we'll discuss byte-addressable memory

**RISC-V** is



# Word-Addressable Memory

 Each 32-bit data word has a unique address



Note: RISC-V uses byte-addressable memory, which we'll talk about next.



#### Reading Word-Addressable Memory

- Memory read called *load*
- Mnemonic: *load word* (lw)
- Format:

Address calculation:

- add\_\_\_\_\_\_to the \_\_\_\_\_
- address = \_\_\_\_\_
- Destination register (rd):

— holds the value at address (\_\_\_\_\_)

Any register may be used as base address

Chapter 6 <25>




#### Reading Word-Addressable Memory

- Example: read a word of data at memory address 1 into s3
  - address = (0 + 1) = 1
  - -s3 = 0xF2F1AC07 after load

#### Assembly code

# read memory word 1 into s3



Chapter 6 <26>



#### Writing Word-Addressable Memory

- Memory write are called *store*
- Mnemonic: store word (sw)
- Format similar to load



#### Writing Word-Addressable Memory

- Example: Write (store) the value in t4 into memory address 7
  - add the base address (zero) to the offset (0x7)
  - address: (0 + 0x7) = 7

Offset can be written in decimal (default) or hexadecimal

 Assembly code
 # write the value in t4

 # to memory word 7

 Word Address
 Data

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .

 .
 .


 .



Chapter 6 <28>

# **Byte-Addressable Memory**

- Each data byte has unique address
- Load/store words or single bytes: load byte (1b) and store byte (sb)
- 32-bit word = 4 bytes, so word address increments by 4



Chapter 6 <29>




#### Reading Byte-Addressable Memory

- The address of a memory word must now be multiplied by 4. For example,
  - the address of memory word 2 is
  - the address of memory word 10 is
- RISC-V is \_\_\_\_\_\_, not \_\_\_\_\_\_




#### Reading Byte-Addressable Memory

- Example: Load a word of data at memory address 4 into s3.
- s3 holds the value 0xF2F1AC07 after load



#### Writing Byte-Addressable Memory

• Example: stores the value held in t7 into memory address 0x2C (44)





#### Big-Endian & Little-Endian Memory

- How to number bytes within a word?
- \_\_\_\_\_ byte numbers start at the little (least significant) end
- \_\_\_\_\_ byte numbers start at the big (most significant) end
- Word address is the same for big- or little-endian

#### **Big-Endian**

#### Little-Endian


С

8

4


0

LSB



#### Big-Endian & Little-Endian Memory

- Jonathan Swift's *Gulliver's Travels*: the Little-Endians broke their eggs on the little end of the egg and the Big-Endians broke their eggs on the big end
- It doesn't really matter which addressing type used except when the two systems need to share data!



Chapter 6 <34>



#### Big-Endian & Little-Endian Example

- Suppose t0 initially contains 0x23456789
- After following code runs on big-endian system, what value is s0?
- In a little-endian system?

sw t0, 0(zero)
lb s0, 1(zero)




#### Big-Endian & Little-Endian Example

- Suppose t0 initially contains 0x23456789
- After following code runs on big-endian system, what value is s0?
- In a little-endian system?

sw t0, 0(zero)

lb s0, 1(zero)

- **Big-endian:** s0 =
- Little-endian: s0 = \_\_\_\_



### Programming

- High-level languages:
  - e.g., C, Java, Python
  - Written at higher level of abstraction

Chapter 6 <37>

- Common high-level software constructs:
  - if/else statements
  - for loops
  - while loops
  - arrays
  - function calls



## Ada Lovelace, 1815-1852

- Wrote the first computer program
- Her program calculated the Bernoulli numbers on Charles Babbage's Analytical Engine
- She was the daughter of the poet Lord Byron





Digital Design and Computer Architecture: RISC-V Edition Harris & Harris © 2020 Elsevier

Chapter 6 <38>

# Branching

- Execute instructions out of sequence
- Types of branches:
  - Conditional
    - branch if equal (beq)
    - branch if not equal (bne)
    - branch if less than (blt/bltu)
    - branch if greater than or equal to (bge/bgeu)
  - Unconditional
    - jump(j)
    - jump register (jr)
    - jump and link (jal)
    - jump and link register (jalr)

Will talk about these when we discuss function calls



Digital Design and Computer Architecture: RISC-V Edition Harris & Harris © 2020 Elsevier

Chapter 6 < 39>

# Conditional Branching (beq)

#### # RISC-V assembly

addi	s0,	zero, 4	# s0 = 0 + 4 = 4
addi	s1,	zero, 1	# s1 = 0 + 1 = 1
slli	s1,	s1, 2	# s1 = 1 << 2 = 4
beq	s0,	sl, target	<pre># branch is taken</pre>
addi	s1,	s1, 1	<pre># not executed</pre>
sub	s1,	s1, s0	<pre># not executed</pre>
target:			# label

add s1, s1, s0 # s1 = 4 + 4 = 8 \_\_\_\_\_indicate instruction location. They can't be reserved words and must be followed by colon (:)



# The Branch Not Taken (bne)

#### # RISC-V assembly

addi	s0, zero, 4	# s0 = 0 + 4 = 4
addi	s1, zero, 1	# s1 = 0 + 1 = 1
slli	s1, s1, 2	# s1 = 1 << 2 = 4
bne	s0, s1, targ	et <b># branch not taken</b>
addi	s1, s1, 1	# s1 = 4 + 1 = 5
	, ,	
sub	s1, s1, s0	# s1 = 5 - 4 = 1
sub		

target:

add s1, s1, s0 # s1 = 1 + 4 = 5



### **Other Conditional Branches**

• Branch if less than (blt/bltu)

• Branch if less than (bge/bgeu)

bge s0, s1, target # branches if s0 > s1 (signed)
bgeu s0, s1, target # branches if s0 > s1 (unsigned)



# Unconditional Branching (j)

#### # RISC-V assembly

j	target		<pre># jump to target</pre>
	srai	s1, s1, 2	<pre># not executed</pre>
	addi	s1, s1, 1	<pre># not executed</pre>
	sub	s1, s1, s0	<pre># not executed</pre>
target:			
add	s1	, s1, s0	# s1 = 1 + 4 = 5



### Programming

- High-level constructs: loops, conditional statements
- First, introduce:
  - Logical operations
  - Shifty instructions
  - Generating constants
  - Multiplication



### Logical Instructions

- and, or, xor
  - and: useful for \_\_\_\_\_ bits
    - Masking all but the least significant byte of a value: 0xF234012F AND 0x00000FF = 0x000002F
  - or: useful for \_\_\_\_\_ bit fields
    - Combine 0xF2340000 with 0x000012BC: 0xF2340000 OR 0x000012BC = 0xF23412BC
  - xor: useful for \_\_\_\_\_ bits:
    - A xor -1 = \_\_\_\_ A (remember that -1 = 0xFFFFFFF)



### Logical Instructions Example 1

Chapter 6 <46>

#### Source Registers

s1	0100 0110	1010 0001	1111 0001	1011 0111
s2	1111 1111	1111 1111	0000 0000	0000 0000

#### Assembly Code


#### and s3, s1, s2 s3 or s4, s1, s2 s4 xor s5, s1, s2 s5

	rtooun					
3	0100 0110	1010 0001	0000 0000	0000 0000		
4	1111 1111	1111 1111	1111 0001	1011 0111		
5	1011 1001	0101 1110	1111 0001	1011 0111		

Result



# Logical Instructions Example 2



#### -1484 = **0xA34** in 12-bit 2's complement representation.



Shift amount is in (lowest 5 bits of) a register

- sll: shift left logical
  - Example: \_\_\_\_\_ # t0 = t1 << t2</pre>
- srl: shift right logical
  - Example: \_\_\_\_\_ # t0 = t1 >> t2
- sra: shift right arithmetic
  - Example: \_\_\_\_\_ # t0 = t1 >>> t2



### Immediate Shift Instructions

Shift amount is an immediate between 0 to 31

- slli: shift left logical immediate
  - Example: # t0 = t1 << 23</pre>
- srli: shift right logical immediate
  - Example: \_\_\_\_\_ # t0 = t1 >> 18
- srai: shift right arithmetic imeediate
  - Example: \_\_\_\_\_\_# t0 = t1 >>> 5



#### **Generating Constants**

• 12-bit signed constants using addi:

#### C Code

```
// int is a 32-bit signed word int a = -372;
```

**RISC-V** assembly code

# s0 = a

# Any immediate that needs **more than** \_\_\_ **bits** cannot use this method.



### Generating 32-bit Constants

- Use load upper immediate (lui) and addi:
- lui: puts an immediate in the upper 20 bits of destination register, 0's in lower 12 bits

C	Code
C	Coue

int  $a = 0 \times FEDC8765$ ;

RISC-V assembly code

#	s0	=	а		
lu	ıi	s(	),	0xFE	EDC8
ac	ldi	s(	),	s0,	0x765

Remember that addi \_\_\_\_\_ its 12-bit immediate



#### Generating 32-bit Constants

 If bit 11 of 32-bit constant is 1, increment upper 20 bits by 1 in lui

C Code

int  $a = 0 \times FEDC8EAB;$ 

**Note:** 0xEAB = -341

#### **RISC-V** assembly code

$$# s0 = a$$

# s0 = 0xFEDC9000
# s0 = 0xFEDC9000 + 0xFFFFEAB
# = 0xFEDC8EAB



 32 × 32 multiplication, 64-bit result s0, s1, s2 s 0 =lower 32 bits of result \_\_\_\_ s0, s1, s2 s 0 = upper 32 bits of result, treats operands as signed s0, s1, s2 s 0 = upper 32 bits of result, treats operands as unsigned s0 = upper 32 bits of result, treats s1 as signed, s3 as unsigned



### Multiplication

- 32 × 32 multiplication, 64-bit result
- For full 64-bit result:

 $\{s4, s3\} = s1 x s2$ 

• Could also use mulhu or mulhsu instead of mulh



#### Division

• 32-bit division, 32-bit quotient, remainder




### High-Level Code Constructs

- if statements
- if/else statements
- while loops
- for loops



### If Statement

C Code	RISC-V assembly code		
	# s0 = f, s1 = g, s2 = h		
	# s3 = i, s4 = j		
if (i == j)			
f = g + h;	add s0, s1, s2		
	L1:		
f = f - i;	sub s0, s0, s3		





## If/Else Statement

C Code

if (i == j) f = g + h;

#### **RISC-V** assembly code

#	s0	=	f,	s1	=	g,	s2	=	h
#	s3	=	i,	s4	=	j			
	_								

add s0, s1, s2

else

f = f - i;

L1: sub s0, s0, s3 done:



# While Loops

#### C Code

}

```
// determines the power
// of x such that 2^{x} = 128
int pow = 1;
int x = 0;
```

```
while (pow != 128) {
   pow = pow * 2;
   x = x + 1;
```

#### **RISC-V** assembly code

Assembly test	s for the opposite case (	) of the C
code (	).	



#### For Loops

for (initialization; condition; loop operation)
 statement

- initialization: executes \_\_\_\_\_ the loop begins
- **condition**: is tested \_\_\_\_\_\_ of each iteration
- **loop operation**: executes at the \_\_\_\_ of each iteration
- **statement**: executes \_\_\_\_\_\_ the condition is met



### For Loops

#### C Code

// add the numbers from 0 to 9
int sum = 0;
int i;

```
for (i=0; i!=10; i = i+1) {
   sum = sum + i;
}
```

#### **RISC-V** assembly code



### Less Than Comparison

#### C Code

```
// add the powers of 2 from 1
// to 100
int sum = 0;
int i;
for (i=1; i < 101; i = i*2) {
   sum = sum + i;
}</pre>
```

Chapter 6 <62>

#### **RISC-V** assembly code





• Access large amounts of similar data

Chapter 6 <63>

- \_\_\_\_\_ access each element
- \_\_\_\_ number of elements



#### Arrays

- 5-element array
- \_\_\_\_\_ (address of first element, array[0])
- First step in accessing an array: load base address into a register

0x12340010	array[4]
0x1234800C	array[3]
0x12348008	array[2]
0x12348004	array[1]
0x12348000	array[0]



#### **Accessing Arrays**

#### // C Code

```
int array[5];
array[0] = array[0] * 2;
array[1] = array[1] * 2;
```

#### # RISC-V assembly code

# s0 = array base address

- # 0x12348 in upper 20 bits of s0
- # t1 = array[0]
- # t1 = t1 \* 2
- # array[0] = t1
- # t1 = array[1]
- # t1 = t1 \* 2
- # array[1] = t1



### **Arrays Using For Loops**

Chapter 6 <66>

#### // C Code

int array[1000];

int i;

# RISC-V assembly code

# s0 = array base address, s1 = i



### **Arrays Using For Loops**

#### # RISC-V assembly code

#	s0 =	arra	ay base address,	s1 = i
#	init	ializ	zation code	
	lui	s0,	0x23B8F	# s0 = 0x23B8F000
	ori	s0,	s0, 0x400	# s0 = 0x23B8F400
	addi	s1,	zero, O	# i = 0
	addi	t2,	zero, 1000	# t2 = 1000

#### loop:

bge	s1,	t2, done	#	if not then done
slli	t0,	s1, 2	#	t0 = i * 4 (byte offset)
add	t0,	t0, s0	#	address of array[i]
lw	t1,	0(t0)	#	t1 = array[i]
slli	t1,	t1, 3	#	t1 = array[i] * 8
SW	t1,	0(t0)	#	array[i] = array[i] * 8
addi	s1,	s1, 1	#	i = i + 1
j	loop	D.	#	repeat

```
done:
```



### ASCII Code

- American Standard Code for Information Interchange
- Each text character has unique byte value
  - For example, S = 0x53, a = 0x61, A = 0x41
  - Lower-case and upper-case differ by 0x20 (32)



#### **Cast of Characters**

#	Char	#	Char	#	Char	#	Char	#	Char	#	Char
20	space	30	0	40	6	50	Ρ	60	,	70	р
21	!	31	1	41	A	51	Q	61	а	71	q
22	"	32	2	42	В	52	R	62	ь	72	r
23	#	33	3	43	С	53	S	63	с	73	s
24	\$	34	4	44	D	54	Т	64	d	74	t
25	%	35	5	45	Е	55	U	65	е	75	u
26	&	36	6	46	F	56	۷	66	f	76	v
27	,	37	7	47	G	57	W	67	g	77	W
28	(	38	8	48	Н	58	Х	68	h	78	х
29	)	39	9	49	Ι	59	Ŷ	69	i	79	у
2A	*	3A	:	4A	J	5A	Z	6A	j	7A	z
2B	+	3B	;	4B	К	5B	Γ	6B	k	7 <b>B</b>	{
2C	,	3C	<	4C	L	5C	١.	6C	1	7C	
2D	-	3D	=	4D	м	5D	]	6D	m	7D	}
2E		3E	>	4E	Ν	5E	^	6E	n	7E	~
2F	/	3F	?	4F	0	5F	_	6F	0		



# Unconditional Branching (jr)

# RISC-V assembly								
0x00000200	addi	s0,	zero, 0x210					
0x0000204								
0x00000208	addi	s1,	zero,	1	#	not	executed	
0x0000020C	sra	s1,	s1, 2		#	not	executed	
0x0000210	lw	s3,	44(s1)					



...

### Lecture 16

- Introduction
  - Instruction Set Architecture (ISA)
  - RISC-V History
- RISC-V Assembly Language
  - Instructions
  - Register Set
  - Memory
  - Programming constructs

Chapter 6 <71>

