
E85 Digital Design & Computer Engineering



Lecture 11: Midterm Review



Lecture 11


- Logic Levels
- Number Systems
- CMOS Transistors
- Power Consumption
- Combinational Logic Design
- Finite State Machines
- Timing
- Verilog
- Arithmetic Circuits



Logic Levels

- Assign V_{IH} , V_{IL} , V_{OH} , V_{OL} to maximize noise margins $|V_{OH} V_{IH}|$, $|V_{OL} V_{IL}|$
- Normally at the unity gain points
- If the curve has many bends, pick the ones to maximize noise margins





Logic Levels: Example


What is the logic function?

What are the logic levels?

$$V_{IL} = V_{IH} = V_{OH} =$$



$$NM_L = NM_H =$$



Logic Levels: Compatibility

Consider two logic families

A:
$$V_{IL} = 1$$
, $V_{IH} = 2.3$, $V_{OL} = 0.4$, $V_{OH} = 2.9$

B:
$$V_{IL} = 2$$
, $V_{IH} = 3$, $V_{OL} = 1.1$, $V_{OH} = 3.2$

Can A drive itself?

Can B drive itself?

Can A drive B?

Can B drive A?



Number Systems: Signed and Unsigned


Find decimal value of 101₂ interpreted as:

Unsigned:

Sign/Magnitude:

Two's Complement:





Number Systems: Negative Numbers

Write 19 as a 6-bit binary number:

19 =

Write -19 as a 6-bit binary number
Two's complement
Invert the bits and add 1

Sign/Magnitude




Number Systems: Bases

Write 37₁₀ in other bases

Hexadecimal:

Binary:






CMOS Transistors

- Design nMOS pull-down network
 - Series for AND, parallel for OR
- pMOS pull-up network is complement
- CMOS gates are inherently inverting
- Add another stage to get non-inverting






CMOS Transistors: OR3

- Sketch a 3-input OR gate
 - Use NOR3 + inverter
 - NOR3: nMOS in parallel, hence pMOS in series






CMOS Transistors: AOI

- Sketch an AND-OR-INVERT gate Y = ~(AB+C)
 - nMOS network
 - A and B in series. This stack in parallel with C
 - pMOS network is complement
 - A and B in parallel. This stack in series with C







Switches and LEDs

• Switch:

- Choose R big enough to limit power, small enough to keep a good logic level if I_{load} is leakage current.
- $-P = V_{DD}^2/R$
- $-V_{out} = I_{load} * R < V_{IL}$
- Light Emitting Diode
 - Choose R small enough to make the LED bright, large enough to not overstress I_{OH} of the gate driving V_{in}.
 - $-I_D \sim (V_{in}-2)/R$
 - 5 mA is visible in room lighting and near max I_{OH} of many gates







Power Consumption

- $P = P_{dynamic} + P_{static} = \alpha CV_{DD}^2 f + I_{static} V_{DD}$
 - $-\alpha$ = activity factor:
 - 1 for clocks rising and falling each cycle
 - 0.5 for data signal switching once per cycle
 - 0.5p for data signal switching with probability p
- Know your units

$$- K = 10^3$$
, $M = 10^6$, $G = 10^9$, $T=10^{12}$

$$-m = 10^{-3}$$
, $\mu = 10^{-6}$, $n = 10^{-9}$, $p = 10^{-12}$, $f=10^{-15}$



Power Consumption: Example


- $V_{DD} = 0.707 \text{ V}$
- 1000 flip-flops clocked at 1 GHz. For each:
 - 100 nA leakage
 - 5 fF of clock capacitance
 - 20 fF capacitance on Q
 - 10% of inputs change on any given cycle
- Idle power = P_{static} =
- Running power = $P_{\text{static}} + P_{\text{dynamic}} = 70.7 \text{ uW} +$



Combinational Logic Design

- Output depends on current inputs
- Write truth table
- Circle 1's to find sum of products
- Simplify with Boolean algebra or inspection





Combinational Logic: Example

Write a truth table & eqn for

ADOLT,	,
B-Dorley	ľ

Α	В	С	Υ
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

$$Y =$$




Combinational Logic: K-Map

- Write inputs in Gray code order 00 01 11 10
- Populate grid
- Circle 1's in boxes 1, 2, or 4 on a side
- Optionally circle Xs if it simplifies

		АВ			
		00	01	11	10
CD	00	0	1	X	1
	01	0	1	1	0
	11	0	0	0	0
	10	X	0	0	1


$$Y =$$



Sequential Circuits

- Sequential circuits: output depends on previous as well as current inputs
- Flip-flops
 - On the rising edge of CLK, Q gets D.
 - Enables
 - Reset: synchronous or asynchronous
- Synchronous sequential design: every element is combinational or a flip-flop, and all flops share the same clock. Easy to analyze.






Finite State Machines


- State transition diagram
- State encodings
- Next state and output tables
- Derive and simplify Boolean equations
- Sketch circuit

Inverse problems: derive diagram from circuit



Timing






$$T_c \ge$$



Verilog

- Think of the logic you want first
- Use Verilog as shorthand for logic
- Pick the appropriate idiom for each element





Verilog Idioms: Combinational Logic

```
Combinational Logic with Boolean Eqns.
      assign y = (a \& b) \land (c \mid \neg d);
Multipliexers
      assign y = s ? d1 : d0;
Comb logic with truth tables
      always comb
             casez(in)
                    3'b1xx: y \le 2'b11;
                    3'b01x: y \le 2'b10;
                    3'b001: y \le 2'b01;
                    default: y \le 2'b00;
             endcase
```



Verilog Idioms: FSMs

```
module fsmWithInputs(input logic clk,
                    input logic reset,
                    input logic a,
                    output logic q);
   typedef enum logic [1:0] {S0, S1, S2} statetype;
   statetype state, nextstate;
   // state register
   always ff @(posedge clk, posedge reset)
      if (reset) state <= S0;
      else
                 state <= nextstate;</pre>
                                           reset
   // next state logic
                                                                   S1
                                                                                    S2
                                                  S0
   always comb
      case (state)
                                                                                   Q=1
                                                 Q=0
                  if (a) nextstate = S1;
         S0:
                 else nextstate = S0;
         S1:
                         nextstate = S2;
         S2:
                  if (a) nextstate = S2;
                  else nextstate = S0;
         default:
                         nextstate = S0;
      endcase
   // output logic
   assign q = (state == S2);
endmodule.
```






Verilog Idioms: Structural

```
module mux2(input logic [3:0] d0, d1,
           input logic s,
           output logic [3:0] y);
  assign y = s ? d1 : d0;
endmodule
module mux2 8(input logic [7:0] d0, d1,
             input logic s,
             output logic [7:0] y);
 mux2 lsbmux(d0[3:0], d1[3:0], s, y[3:0]);
 mux2 msbmux(d0[7:4], d1[7:4], s, y[7:4]);
endmodule
```




Adders


Ripple Carry




Carry Lookahead




Parallel Prefix







ALU



Flag	Description	
N	Result is Negative	
Z	Result is Zero	
С	Adder produces Carry out	
V	Adder oVerflowed	

	ALUControl _{1:0}	Function
	00	Add
1	01	Subtract
	10	AND
	11	OR

