## E85 Digital Design \& Computer Engineering

## Lecture 11: Midterm Review

## Lecture 11

- Logic Levels
- Number Systems
- CMOS Transistors
- Power Consumption
- Combinational Logic Design
- Finite State Machines
- Timing
- Verilog
- Arithmetic Circuits


## Logic Levels

- Assign $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}$ to maximize noise margins $\left|\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{IH}}\right|,\left|\mathrm{V}_{\mathrm{OL}}-\mathrm{V}_{\mathrm{IL}}\right|$
- Normally at the unity gain points
- If the curve has many bends, pick the ones to maximize noise margins


## Logic Levels: Example

- What is the logic function?
- What are the logic levels?

$$
\begin{array}{ll}
\mathrm{V}_{\mathrm{IL}}= & \mathrm{V}_{\mathrm{IH}}= \\
\mathrm{V}_{\mathrm{OL}}= & \mathrm{V}_{\mathrm{OH}}=
\end{array}
$$

- What are the noise margins?

$$
\mathrm{NM}_{\mathrm{L}}=\quad \mathrm{NM}_{\mathrm{H}}=
$$

## Logic Levels: Compatibility

- Consider two logic families

$$
\begin{aligned}
& \mathrm{A}: \mathrm{V}_{\mathrm{IL}}=1, \mathrm{~V}_{\mathrm{H}}=2.3, \mathrm{~V}_{\mathrm{OL}}=0.4, \mathrm{~V}_{\mathrm{OH}}=2.9 \\
& \mathrm{~B}: \mathrm{V}_{\mathrm{IL}}=2, \mathrm{~V}_{\mathrm{IH}}=3, \mathrm{~V}_{\mathrm{OL}}=1.1, \mathrm{~V}_{\mathrm{OH}}=3.2
\end{aligned}
$$

Can A drive itself?
Can $B$ drive itself?
Can A drive B ?
Can B drive A?

# Number Systems: Signed and Unsigned 

Find decimal value of $101_{2}$ interpreted as: Unsigned:
Sign/Magnitude:
Two's Complement:

## Number Systems: Negative Numbers

Write 19 as a 6-bit binary number:
19 =
Write -19 as a 6-bit binary number
Two's complement
Invert the bits and add 1

Sign/Magnitude

## Number Systems: Bases

## Write $37_{10}$ in other bases Hexadecimal: Binary:

## CMOS Transistors

- Design nMOS pull-down network
- Series for AND, parallel for OR
- pMOS pull-up network is complement
- CMOS gates are inherently inverting
- Add another stage to get non-inverting


## CMOS Transistors: OR3

- Sketch a 3-input OR gate
- Use NOR3 + inverter
- NOR3: nMOS in parallel, hence pMOS in series


## CMOS Transistors: AOI

- Sketch an AND-OR-INVERT gate $Y=\sim(A B+C)$
- nMOS network
- $A$ and $B$ in series. This stack in parallel with $C$
- pMOS network is complement
- $A$ and $B$ in parallel. This stack in series with $C$


## Switches and LEDs

- Switch:
- Choose R big enough to limit power, small enough to keep a good logic level if $I_{\text {load }}$ is leakage current.
$-P=V_{D D}{ }^{2} / R$
$-\mathrm{V}_{\text {out }}=\mathrm{I}_{\text {load }} * \mathrm{R}<\mathrm{V}_{\text {IL }}$
- Light Emitting Diode
- Choose R small enough to make the LED bright, large enough to not overstress $I_{\mathrm{OH}}$ of the gate driving $\mathrm{V}_{\mathrm{in}}$.
$-I_{D} \sim\left(V_{\text {in }}-2\right) / R$
-5 mA is visible in room lighting and near max $\mathrm{I}_{\mathrm{OH}}$ of many gates



## Power Consumption

- $\mathrm{P}=\mathrm{P}_{\text {dynamic }}+\mathrm{P}_{\text {static }}=\alpha C V_{D D}^{2 f}+\mathrm{I}_{\text {static }} \mathrm{V}_{\mathrm{DD}}$
$-\alpha=$ activity factor:
- 1 for clocks rising and falling each cycle
- 0.5 for data signal switching once per cycle
- 0.5 p for data signal switching with probability $p$
- Know your units

$$
\begin{aligned}
& -K=10^{3}, M=10^{6}, \mathrm{G}=10^{9}, \mathrm{~T}=10^{12} \\
& -\mathrm{m}=10^{-3}, \mu=10^{-6}, \mathrm{n}=10^{-9}, \mathrm{p}=10^{-12}, \mathrm{f}=10^{-15}
\end{aligned}
$$

## Power Consumption: Example

- $V_{D D}=0.707 \mathrm{~V}$
- 1000 flip-flops clocked at 1 GHz . For each:
- 100 nA leakage
- 5 fF of clock capacitance
- 20 fF capacitance on Q
$-10 \%$ of inputs change on any given cycle
- Idle power $=\mathrm{P}_{\text {static }}=$
- Running power $=P_{\text {static }}+P_{\text {dynamic }}=70.7 \mathrm{uW}+$


## Combinational Logic Design

- Output depends on current inputs
- Write truth table
- Circle 1's to find sum of products
- Simplify with Boolean algebra or inspection


## Combinational Logic: Example

- Write a truth table \& eqn for

| $A$ | $B$ | $C$ | $Y$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 |  |
| 0 | 0 | 1 |  |
| 0 | 1 | 0 |  |
| 0 | 1 | 1 |  |
| 1 | 0 | 0 |  |
| 1 | 0 | 1 |  |
| 1 | 1 | 0 |  |
| 1 | 1 | 1 |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

## Combinational Logic: K-Map

- Write inputs in Gray code order 00011110
- Populate grid
- Circle 1's in boxes 1, 2 , or 4 on a side
- Optionally circle Xs if it simplifies

|  |  | $A B$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 00 | 01 | 11 | 10 |
| CD | 00 | 0 | 1 | $X$ | 1 |
|  | 01 | 0 | 1 | 1 | 0 |
|  | 11 | 0 | 0 | 0 | 0 |
|  | 10 | $X$ | 0 | 0 | 1 |

## Sequential Circuits

- Sequential circuits: output depends on previous as well as current inputs
- Flip-flops
- On the rising edge of CLK, Q gets D.
- Enables
- Reset: synchronous or asynchronous
- Synchronous sequential design: every element is combinational or a flip-flop, and all flops share the same clock. Easy to analyze.


## Finite State Machines

- State transition diagram
- State encodings
- Next state and output tables
- Derive and simplify Boolean equations
- Sketch circuit
- Inverse problems: derive diagram from circuit


## Timing


$T_{c} \geq$

## Verilog

- Think of the logic you want first
- Use Verilog as shorthand for logic
- Pick the appropriate idiom for each element


## Verilog Idioms: Combinational Logic

Combinational Logic with Boolean Eqns.

$$
\operatorname{assign} y=(a \& b) \wedge(c \mid \sim d) ;
$$

Multipliexers

$$
\text { assign } y=s \quad \text { ? } 11 \text { : d0; }
$$

Comb logic with truth tables
always_comb
casez(in)

$$
\begin{aligned}
& \text { 3'b1xx: y <= 2'b11; } \\
& \text { 3'b01x: y <= 2'b10; } \\
& \text { 3'b001: y <= 2'b01; } \\
& \text { default: y <= 2'b00; }
\end{aligned}
$$

endcase

## Verilog Idioms: FSMs

```
module fsmWithInputs(input logic clk,
    input logic reset,
    input logic a,
    output logic q);
typedef enum logic [1:0] {S0, S1, S2} statetype;
statetype state, nextstate;
// state register
always_ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
    else state <= nextstate; reset
// next state logic
always_comb
    case (state)
        S0: if (a) nextstate = S1;
            else nextstate = S0;
            S1: nextstate = S2;
            S2: if (a) nextstate = S2;
            else nextstate = S0;
            default: nextstate = S0;
```



```
default:
nextstate \(=\) S0;
endcase
// output logic assign \(q=(\) state \(==S 2)\);
endmodule
```


## Verilog Idioms: Structural

```
module mux2(input logic [3:0] d0, d1,
    input logic s,
    output logic [3:0] y);
    assign y = s ? d1 : dO;
endmodule
```

```
module mux2_8(input logic [7:0] d0, d1,
```

module mux2_8(input logic [7:0] d0, d1,
input logic s,
input logic s,
output logic [7:0] y);
output logic [7:0] y);
mux2 lsbmux(d0[3:0], d1[3:0], s, y[3:0]);
mux2 msbmux(d0[7:4], d1[7:4], s, y[7:4]);
endmodule

```

\section*{Adders}

Ripple Carry


Carry Lookahead



\section*{Parallel Prefix}


\begin{tabular}{|l|l|}
\hline Flag & Description \\
\hline\(N\) & Result is Negative \\
\hline\(Z\) & Result is Zero \\
\hline\(C\) & Adder produces Carry out \\
\hline V & Adder oVerflowed \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline ALUControl \({ }_{1: 0}\) & Function \\
\hline 00 & Add \\
\hline 01 & Subtract \\
\hline 10 & AND \\
\hline 11 & OR \\
\hline
\end{tabular}```

