# E85: Digital Electronics and Computer Engineering Lab 2: FPGA Tools and Combinational Logic Design

# Objective

The purpose of this lab is to learn to use Field Programmable Gate Array (FPGA) tools to simulate a SystemVerilog description of combinational logic, then synthesize it onto the FPGA and download it onto an FPGA board. The lab tutorial will walk you through a full adder and then you will design an instruction decoder circuit.

# 1. Tutorial: Altera FPGA Tools

All of the FPGA labs in E85 will be using the Altera/Intel Quartus Prime FPGA software (Version 18 was current as of this writing) and the Altera DE0-CV evaluation board with the Cyclone V 5CEBA4F23C7N1 chip. You can download and install the software on your own Windows PC to do parts of the labs from home, but will need to go to the E85 lab to use the DE0-CV boards (unless you want to spend the \$100 to get one for yourself).


You'll want to keep your E85 files on a shared network disk so that you can access them from any computer in the lab. CIS should have created an account for you on tempstorage.hmc.edu. Mount it from a Windows 10 PC in Windows Explorer by clicking This PC on the left side. Then click on the Computer tab at the top and choose Map network drive. Pick a letter for the drive and enter the folder as \\tempstorage.hmc.edu\eng.

In this tutorial, you will take the full adder that you designed in Lab 1, simulate it in ModelSim, and implement it on the DEO-CV board. You will hook up three switches for input and two LEDs for output and check that the circuit behaves correctly. The instruction steps are as followed:


- Make sure the DE0-CV board is powered on with a wall adapter plugged into the DC 5V jack and the USB Blaster (J13) port is plugged into the computer you are using. Press the red button to turn on power and confirm that the POWER LED (D15) is glowing blue.
- Create a new folder in your tempstorage directory for this tutorial, such as lab2\_xx, where xx are your initials. Open Quartus Prime. It is found under the **Start** menu under **INTEL FPGA 18...** Lite Edition->Quartus. You will be greeted with a getting started window. Click on the New Project Wizard.

<sup>1 5</sup>C indicates the Cyclone V family of chips. The E indicates Enhanced logic/memory. The B indicates no hardware PCIe or memory controller. The A4 indicates the number of logic elements (49k, a medium-sized chip). F23 indicates that the chip is in a 484-pin ball grid array package. C indicates commercial temperature grade, and 7 is the medium speed grade for this chip. N indicates lead-free packaging (standard these days).

- If the getting started screen is not present, you can reach the same wizard by selecting File-> New Project Wizard.
- $\circ~$  If the Introduction screen appears, click the Don't show me this introduction again box and click on Next.



• On the Directory, Name, Top-Level Entry screen, change the working location of the project to the folder you created, change the name of the project to something suitable such as lab2\_XX. Set the top-level design entity to **fulladder**.



• Click Next. On the Project Type screen, select Empty project, and click Next.

- Click Next on the Add Files page as we have no files to add. The next page will set the specific FPGA we want the tool to target.
- Select Pin Count->484, then Device->Cyclone V E Base; this will greatly reduce the choices. Click 5CEBA4F23C7 in available devices and click next.

	ice & Board Se	ttings							
evice Bo	ard								
	ily and device you war	-							
	l additional device sup								
		rtus Prime so	ottware in which yo				Device Support List web	pa	
Device famil		Show in 'A	vailable (	devices' list					
Family: Cy	clone V (E/GX/GT/SX/	SE/ST)	•	Package:		Any	•		
Device: 0	Cyclone V E Base		•	Pin count	:		Ŧ		
Target devic	e			Core speed grade: Any					
O Auto dev	vice selected by the Fit	ter		Name filter:					
Specific	device selected in 'Ava	ilable device:	s' list	Show advanced devices					
Other: n	/a								
vailable devi	ces:								
Name	Core Voltage	ALMs	Total I/Os	GPIOs	GXB	Channel PMA	GXB Channel PCS		
CEBA4F23C	.7 1.1V	18480	224	224	0		0		
c 🛛								>	


• On the next page, change Simulation to ModelSim-Altera and the Format to SystemVerilog HDL, click next, then Finish.

EDA Tool Settir	igs			
Specify the other EDA	tools used with the Qu	Jartus Prime software to de	evelo	pp your project.
EDA tools:				
Tool Type	Tool Name	Format(s)		Run Tool Automatically
Design Entry/Synth	<none></none>	▼ <none></none>	~	Run this tool automatically to synthesize the current design
Simulation	ModelSim-Altera	▼ SystemVerilog HDL	•	Run gate-level simulation automatically after compilation
Board-Level	Timing	<none></none>	•	
	Symbol	<none></none>	•	
	Signal Integrity	<none></none>	•	
	Boundary Scan	<none></none>	•	

🕥 New Project Wizard	×
Summary	
When you click Finish, the project will be created with the	following settings:
Project directory:	//charlie.ac.hmc.edu/AcadHome/Engineering/E85/Spjut/apongpiriyakarn/lab2_ap
Project name:	lab2_ap
Top-level design entity:	fulladder
Number of files added:	0
Number of user libraries added:	0
Device assignments:	
Design template:	n/a
Family name:	Cyclone V (E/GX/GT/SX/SE/ST)
Device:	5CEBA4F23C7
Board:	n/a
EDA tools:	
Design entry/synthesis:	<none> (<none>)</none></none>
Simulation:	ModelSim-Altera (SystemVerilog HDL)
Timing analysis:	0
Operating conditions:	
Core voltage:	1.1V
Junction temperature range:	0-85 °C
	< Back Next > Finish Cancel Help

For this tutorial we will create a full adder.

• Choose File->New->SystemVerilog HDL File.



• Enter the HDL for the full adder below into the file. Although it is not required, it might be more useful to type up the code, instead of copy and paste it, to get comfortable with SystemVerilog now. Then, save your file as fulladder.sv in your lab2\_xx directory.

```
// Behavioral Verilog explains relationships between inputs and outputs
// For example, >>> assign y = a & b;
// Structural Verilog describes structures formed by simpler components
// For example, >>> and g1(y, a, b);
// Section 4.2 & 4.3 in the book(p. 177) describes these differences in
detail
// Is this module structural or behavioral?
module fulladder(input logic a,b, cin,
                  output logic sum, cout);
      // Declare 5 internal logic signals or local variables
      // which can only be used inside of this module
      logic ns, n1, n2, n3, n4;
      // The following logic gates are part of SystemVerilog Spec
      // (built-in primitives).
      // The first signal (eg. ns) is the output. The rest(eg. a, b) are
      // inputs.
      // sum logic
      xor x2(sum, ns, cin); // sum = ns XOR cin
      // carry logic
      and al(n1, a, b); // n1 = a & b
and a2(n2, a, cin); // n2 = a & cin
and a3(n3, b, cin); // n3 = b & cin
or o1(n4, n1, n2); // n4 = n1 | n2
or o2(cout, n3, n4); // cout = n3 | n4
// This example is Structural Verilog because the module is described
// structurally using more fundamental building blocks
endmodule
```

### 1.1 Synthesis

Having completed the code we can now synthesize it into hardware. Quartus Prime calls this process compilation.

• Choose Processing->Start Compilation (or click the Start Compilation arrow next


to the STOP icon). Watch for warnings  $^{\triangle}$ , critical warnings  $^{\triangle}$ , errors  $^{\textcircled{2}}$ , and other notes in the bottom panel. It is a good habit to learn which warnings are normal and to track down the root cause of abnormal warnings that can signal something awry that would otherwise take you hours to debug.

In addition to other warnings, you should get a critical warning that the pins have not been assigned. Now you will need to assign the proper pins so that the signals in your design connect to the desired switches and LEDs on the board.

• Look at section 3.2, starting on Page 21, of the <u>DE0-CV User Manual</u> for the FPGA pin numbers for each function including push-buttons, slide-switches, and LEDs on the board.

Now that synthesis has run, Quartus knows what signals are used by your top-level module, so you can assign them to pins. Let's assign inputs a, b, and c to SW0, SW1, and SW2, respectively. The manual shows that SW0 is PIN\_U13 on your FPGA.


• Choose Assignments -> Pin Planner and set Location for input a to PIN\_U13. Likewise, set b to PIN\_V13 and cin to PIN\_T13. Hook sum to LEDR0 (PIN\_AA2), and look up the pin assignment for LEDR1 for cout. Then close the Pin Planner and synthesize again. You should see two critical warnings that *Synopsys Design Constraints File* file not found because you have specified no timing requirements for your circuit, but the critical warnings about pin assignments should go away. The rest of the lab should operate properly even with the set of warnings that are left. The file QuartusFulladderCompOut.txt on the website contains typical output at this stage. If you have *lots* of spare time, you can see how many of the remaining warnings you can make go away.



#### 1.2 RTL Viewer

Now we will look at what the synthesizer created using the register transfer level (RTL) viewer.

• Choose **Tools->Netlist viewer-> RTL Viewer**. You should see the following circuit that matches your code.



### 1.3 Simulation

Next, we will simulate our circuit to make sure it performs the intended function. The best way to do a simulation is with a self-checking testbench written in System Verilog. The testbench applies inputs and checks that the outputs match expectation. If you find a mistake, you can correct the design and rerun the simulation to confirm. This process reduces the tedium and risk of introducing errors when running simulations and checking the results manually.

SystemVerilog is powerful in that it supports both hardware modeling and testbenches, but you will have to be careful not to use the kinds of programming language constructs of a testbench when you intend to imply hardware.

- Create a new SystemVerilog file and enter the following code into it. Green lines are comments so you do not need to copy them. Again, you have an option of copying/pasting the code or typing it up yourself. You'll have this option for the rest of sample codes provided in class as well. Save the code as testbench.sv in your lab2\_xx directory. Observe that this code is a very different style of Verilog than you have previously seen; instead of implying physical hardware, it reads inputs called test vectors from a file, applies them, and checks the result.
  - Note that if you copy and paste the code from this document, you might want to replace any smart quotes(' '," ") with standard quotes (',")in Quartus

```
// These variables or signals represent 3 inputs, 2 outputs, 2 expected
      // outputs, respectively.
      logic [31:0] vectornum, errors;
      // '[31:0]' indicates that the following signals, vectornum and errors
      // in this case, are 32-bit long (start from bit 0 to bit 31) in little
      // endian order (the least significant bit at the lowest address or
      // [msb:lsb]).
      // vectornum shows the number of test vectors that has been applied.
      // errors represents the number of errors found.
      // The size of 'int' data type is 4 bytes, thus 32 bits.
      logic [4:0] testvectors[10000:0];
      // Above is a 5-bit binary array named testvectors with index 0 to 10000
      //(testvectors[0],testvectors[1],testvectors[2],...,testvectors[10000]).
      // In other words, testvectors contains 10001 elements, each of which is
      // a 5-bit binary number. The number of bits represent the sum of the
      // number of input and output bits (eg. three 1-bit inputs + two 1-bit
      // outputs = one 5-bit testvector).
      // In this tutorial, we will only
     // use 8 test vectors (found in .tv file below), however it doesn't hurt
      // to set up array to support more so we could easily add test vectors
      // later.
//// Instantiate device under test (DUT).
// Inputs: a, b, cin. Outputs: s, cout.
fulladder dut(a, b, cin, s, cout);
//// Generate clock.
always
// 'always' statement causes the statements in the block to be
// continuously re-evaluated.
      begin
            //// Create clock with period of 10 time units.
            // Set the clk signal HIGH(1) for 5 units, LOW(0) for 5 units
            clk=1; #5;
            clk=0; #5;
      end
//// Start of test.
initial
// 'initial' is used only in testbench simulation.
     begin
            //// Load vectors stored as 0s and 1s (binary) in .tv file.
            $readmemb("fulladder.tv", testvectors);
            // $readmemb reads binarys, $readmemh reads hexadecimals.
            // Initialize the number of vectors applied & the amount of
            // errors detected.
            vectornum=0;
            errors=0;
            // Both signals hold 0 at the beginning of the test.
            //// Pulse reset for 22 time units(2.2 cycles) so the reset
            // signal falls after a clk edge.
            reset=1; #22;
            reset=0;
            // The signal starts HIGH(1) for 22 time units then remains
```


```
// for the rest of the test.
      end
//// Apply test vectors on rising edge of clk.
always @(posedge clk)
// Notice that this 'always' has the sensitivity list that controls when all
// statements in the block will start to be evaluated. '@ (posedge clk) ' means
// at positive or rising edge of clock.
      begin
            //// Apply testvectors 1 time unit after rising edge of clock to
            // avoid data changes concurrently with the clock.
            #1;
            //// Break the current 5-bit test vector into 3 inputs and 2
            // expected outputs.
            {a,b,cin, coutexpected, sexpected} = testvectors[vectornum];
      end
//// Check results on falling edge of clk.
always @(negedge clk)
// This line of code lets the program execute the following indented
// statements in the block at the negative edge of clock.
      //// Don't do anything during reset. Otherwise, check result.
      if (~reset) begin
            //// Detect error by checking if outputs from DUT match
            // expectation.
            if (s !== sexpected || cout !== coutexpected) begin
            // If error is detected, print all 3 inputs, 2 outputs,
            // 2 expected outputs.
                  $display("Error: inputs = %b", {a, b, cin});
                  // '$display' prints any statement inside the quotation to
                  // the simulator window.
                  // %b, %d, and %h indicate values in binary, decimal, and
                  // hexadecimal, respectively.
                  // {a, b, cin} create a vector containing three signals.
                  $display(" outputs = %b %b (%b %b expected)", s, cout,
                        sexpected, coutexpected);
                  //// Increment the count of errors.
                  errors = errors + 1;
            end
            //// In any event, increment the count of vectors.
            vectornum = vectornum + 1;
            //// When the test vector becomes all 'x', that means all the
            // vectors that were initially loaded have been processed, thus
            // the test is complete.
            if (testvectors[vectornum] === 5'bx) begin
            // '==='&'!==' can compare unknown & floating values (X&Z), unlike
            // '=='&'!=', which can only compare 0s and 1s.
            // 5'bx is 5-bit binary of x's or xxxxx.
            // If the current testvector is xxxxx, report the number of
            // vectors applied & errors detected.
                  $display("%d tests completed with %d errors", vectornum,
                        errors);
                  // Then stop the simulation.
                  $stop;
            end
```

```
end
```

```
// In summary, new inputs are applied on the positive clock edge and the
// outputs are checked against the expected outputs on the negative clock
// edge. Errors are reported simultaneously. The process repeats until there
// are no more valid test vectors in the testvectors arrays. At the end of
the
// simulation, the module prints the total number of test vectors applied and
// the total number of errors detected.
endmodule
```

• Create another file called fulladder.tv and add the following lines (easiest in a different text editor, such as Notepad. Save with the "All Files" format). Each line has 5 bits corresponding to the three inputs and two expected outputs (essentially the truth table). Underscores in the test vector file are ignored, so the underscores are placed between the inputs and expected outputs to make them easier to read. The // line is a comment and is also ignored. For example, this test vector file indicates that a, b, and cin will all be read in as 0 and used in the simulation for the first test, and that s (sum) and cout are expected to both be 0 on this test. On the second test, cin becomes 1 and the expected s becomes 1 as well, but the other read-in and expected values are still 0. Since the logic is all combinational (no flip-flops or memory) and there are three 1-bit inputs, then there are 23 = 8 possible inputs with their corresponding outputs.

// a b	cin		cout	S
000_00		_		
001 01				
010_01				
011_10				
100 01				
101_10				
110_10				
111_11				



We will use ModelSim, a commercial hardware description language (HDL) simulator made by Mentor Graphics. You can download and install ModelSim either as part of the Quartus Prime installation or directly from Mentor Graphics on your computer if you wish. On the lab computers it is found under the **Start** menu under INTEL FPGA 18... Lite Edition->ModelSim.

• Choose File -> New -> Project... and create a project named lab2\_ms\_xx in your Charlie directory. Click OK.

M Create Project		×
Project Name		
lab2_ms_ap		
Project Location E85/Spjut/apongpiriyakarn/lak	2 and B	rowse
Default Library Name		
work		
Copy Settings From		
modelsim_ase/modelsim.ini	Browse	e
Copy Library Mappings     C Reference	e Library N	lappings
	ок	Cancel
	UN	Cancer

• Click Add Existing File and browse to add your fulladder.sv and testbench.sv files. This step might take a few seconds. Choose Compile-> Compile All. You should see a message "2 compiles, 0 failed with no errors." If you do get errors, click on the red errors message to bring up the errors, and correct the bad file, then compile again.

ModelSim - INTEL FPGA STARTER EDITION 10.5b	-	□ ×
File Edit View Compile Simulate Add Project Tools Layout Bookmarks Window Help		
<u>  ■ - ☞ 🖬 ♥ 巻   ※ ℡ 鼈 ⊇ ⊇   ⊘ - M 鮓 兩    🧇 थ 🕮 梁 函    🎌 ♣ ┆   🏦 - 관 牀  </u>	X∢ <b>&gt;</b> X	B 🎋
📙 Layout NoDesign 🔄 🚽 ColumnLayout AllColumns 💌 🚽 🖓 - 🚱 - 🚱 -	-	
🞬 c.hmc.edu/AcadHome/Engineering/E85/Spjut/apongpiriyakarn/lab2_ap/lab2_ms_ap 🛲 🛨 💽 ongpiriyakarn/lab4_ap/Untitled	d-1 - Defaul	t :::::: 🕇 🖻 🗙
Name StatusType Orde(Modified Ln#		
☐ fulladder.sv       ✓       Syst 0       05/31/2018 03:50:49       1         ☐ testbench.sv       ✓       Syst 1       06/04/2018 02:36:37       1		
IL Library ≫  Project ×		v
Transcript		<u>+ • ×</u>
<pre># Compile of fulladder.sv was successful. # Compile of testbench.sv was successful.</pre>		<b>_</b>
<pre># compile of deschendrisv was successful. # 2 compiles, 0 failed with no errors.</pre>		
ModelSim>		-
Project : lab2_ms_ap <no design="" loaded=""> fu</no>	lladder.sv	

• Choose Simulate -> Start Simulation... Expand the + symbol next to the work library, then click on your testbench module. Choose OK to simulate it.


ile //charl	lie.ac.hmc.edu lie.ac.hmc.edu			-
		I/AcadHome	:/Engin	
ile //charl				
	ie.ac.hmc.edu	/AcadHome	e/Engin	
ry \$MODE	EL_TECH//al	tera/vhdl/2	20model	
ry \$MODE	EL_TECH//al	tera/verilog	/220m	
ry \$MODE	EL_TECH//al	tera/vhdl/al	Itera	
ry \$MODE	EL_TECH//al	tera/vhdl/al	ltera_l	
ry \$MODE	EL_TECH//al	tera/verilog	/altera	
ry \$MODE	EL_TECH//al	tera/vhdl/al	ltera_mf	
ry \$MODE	EL_TECH//al	tera/verilog	/altera	
				Þ
			esolution -	
	ry \$MODI ry \$MODI ry \$MODI ry \$MODI ry \$MODI ry \$MODI	\$MODEL_TECH//ai           ry         \$MODEL_TECH//ai           ry         \$MODEL_TECH//ai           ry         \$MODEL_TECH//ai           ry         \$MODEL_TECH//ai           ry         \$MODEL_TECH//ai           ry         \$MODEL_TECH//ai	y \$MODEL_TECH//altera/verlog y \$MODEL_TECH//altera/vhd/a/ ry \$MODEL_TECH//altera/vhd/a/ \$MODEL_TECH//altera/verlog y \$MODEL_TECH//altera/verlog	y \$MODEL_TECH//altera/verliog/220m y \$MODEL_TECH//altera/vhd/altera ry \$MODEL_TECH//altera/vhd/altera.l y \$MODEL_TECH//altera/verliog/altera y \$MODEL_TECH//altera/verliog/altera

• In the Objects pane, select all of the signals, then choose Add -> To Wave -> Selected Signals so that all of your inputs and outputs show up in a waveform viewer.


Objects		🗆 🕂 🗗 🗙 🔢 Wave	- Default		
Name	Value kl∉ ■	Now 🔰 🕨 💊 🗸			Msgs
🔷 dk	x Regi	Internal			
🔷 reset	x Regi	Internal			
🔷 a		Internal			
🔷 b	x Regi	Internal			
🔷 cin	-	Internal			
🔷 s	-	Internal			
🔷 cout		Internal			
sexpected		Internal			
coutexpected		Internal			
	xxxx Pack				
errors	xxxx Pack	Internal			
Hestvectors	xxxx Fixe	View Declaration			
		View Memory Conter	ate		
		Add Wave	Ctrl+W		
		Add Wave New			
1		Add Wave To			
		Add Dataflow	Ctrl+D		
Processes (Active) =		Add to	•	Wave	Selected Signals
Name	Type (filtered)			List 🕨	Signals in Region
#ALWAYS#14	Always	UPF	►	Log	Signals in Design
#INITIAL#23	Initial	Copy	Ctrl+C	Dataflow •	orginals in Design
		Copy			
		Find	Ctrl+F	Watch 🕨	
		Insert Breakpoint			
		Toggle Coverage	•		
		Modify	•		
		Radix			
		Show			
		SHOW			

📰 Wave - Default	BB Wave - Default						
💫 🗸	Msgs						
/testbench/clk	x						
/testbench/reset	x						
🔶 /testbench/a	x						
Itestbench/b	x						
Itestbench/cin	x						
/testbench/s	x						
/testbench/cout	x						
/testbench/sexpected	x						
/testbench/coutexp	x						
	xxxxxxxxxxxxxxx						
/testbench/errors	xxxxxxxxxxxxxxxxx						
⊧	XXXXXX XXXXX XXXX						

• Type **run 200** in the Transcript pane to run the simulation for 200 time units. You should see a message "8 tests completed with 0 errors." You can make the waveforms reappear by using the **Wave** tab at the bottom of the side window. Click on the **Zoom Full (F)** icon to see the full sweep.



- If you see a warning that ModelSim can't find your fulladder.tv file, move it to the same directory that you chose for your ModelSim project (lab2\_ms\_xx). Then type restart -f in the Transcript pane to restart your simulation and run 200 to rerun. restart -f forces a restart of the simulation without recompiling. It's useful if you want to change your test vectors without changing your simulation or testbench code. You DO lose your waveforms. Everything starts over from 0. It lets you save your LIST of displayed signals in the waveform window. If you change anything but the test vectors, you need to recompile and go through the other steps as well.
- If you ever need to stop a runaway simulation, you can use the Simulate -> Break menu.
- If you make any changes to your code, be sure to choose Compile All again before rerunning, or you'll resimulate the old code.



#### Now, let's look closer at the waveform signals

/													
🔶 /testbench/dk		1											
🔶 /testbench/reset		0											
🔶 /testbench/a		0	- <u> </u>										
Itestbench/b		0	-										
🔶 /testbench/cin		1	-										
Itestbench/s		1	-										
Itestbench/cout		0	-										
/testbench/sexpected	ed	1	-										
/testbench/coutexpe	ected	0	_										
		000000000000000000000000000000000000000	(000000	0000000	000000	0000000	000	000000	000.		000000	000	000000
+		000000000000000000000000000000000000000	000000	0000000	000000	0000000	000000						
+	ors	XXXXXX XXXXXX XXXXXX XXXXXX XXXXXX XXXXX	******	******	******	******	******	******	****		******	******	******
Al 📰 💿 👘	Now	95 ps	28	10	DS	20	DS	30	DS		40	DS I	501
🔓 🧨 🤤 🛛 Curs	sor 1	33 ps							33	DS			

The first column is the name of each signal, followed by the value at which you are looking at (yellow line). In this specific example, the **clk** signal on the first line at 33 ps has the value of 1, so do **cin**, **s**, and **sexpected**.

The green waveforms on the third column indicate values of all signals over time('ps' at the bottom). Notice that the **clk** signal starts high for 5 ps then falls low for 5 ps and so on, as we coded in the testbench module. This means that one clock cycle lasts 5+5=10 ps. Recall that we pulse reset for 22 time units (ps) which is 2.2 clock cycles.


After pulsing reset, the first testvector( $000_00$ ) passes then the vectornum value starts counting from 0 to 1 at the negative edge of clock(25ps). At the next rising clock edge(30ps) we wait for 1 time unit before loading the next testvector( $001_01$ ) to inputs(a, b, cin) and expected outputs(coutexpected, sexpected). At the following falling clock edge(35ps) we compare the DUT outputs(cout, s) to our expectations. We could see that **s = sexpected = 1** and **cout = coutexpected = 0** then the vectornum counts from 1 to 2. This process continues until we reach the last testvector then the simulation stops. Note that if there is an error, the signal will turn red.

## 1.4 Hardware Programming

Synthesis generates a bitfile indicating how each logic block and interconnection on the FPGA should be configured. We can now program the DE0-CV board with the bitfile to place your design on the chip.

Now go back to Quartus Prime.

- Choose Tools->Programmer.
  - If programmer window does not say USB-Blaster next to Hardware Setup, then use the Hardware Setup button to set it to USB-Blaster.
  - If the **5CEBA4F23** icon in the above image isn't visible, click **Add File...** and browse to the "output\_files" folder of your project. Select the .SOF file. It may be pre-selected.
- Click the **Start** button. It should program the FPGA and run to 100% successful.



Now you can move the toggle switches **SW[2:0]** on the DEO-CV board and look at the red LEDs just above the switches. Check that your adder adds properly.

## 2. DE0-CV Board

The Altera / Intel DE0-CV board contains an Altera Cyclone V 5CEBA4F23 FPGA, a power supply, a USB interface to download configuration from the host computer, and some LEDs, switches, and expansion pins.



If you like to know what is happening under the hood, skim through the <u>DEO-CV</u> <u>User Manual</u> on the class website. The **DEOCV\_ControlPanel** on the lab computers will let you play with many of the features.



## 3. ALU Decoder

Now it is your turn to design a combinational logic circuit and build it on your FPGA board.

**Table 7.3 ALU Decoder truth table** from the textbook describes the function of a circuit with six inputs (ALUOp and  $Funct_{4:0}$ ) and four outputs ( $ALUControl_{1:0}$  and  $FlagW_{1:0}$ ). We will use this circuit in the second part of the semester to control an arithmetic/logic unit (ALU) in a microprocessor.

ALUOp	Funct <sub>4:1</sub> (cmd)	Funct <sub>o</sub> (S)	Туре	ALUControl <sub>1:0</sub>	$FlagW_{1:0}$
0	х	Х	Not DP	00 (Add)	00
1	0100	0	ADD	00 (Add)	00
		1			11
	0010	0	SUB	01 (Sub)	00
		1	]		11
	0000	0	AND	10 (And)	00
		1			10
	1100	0	ORR	11 (Or)	00
		1			10

For the purposes of this lab, you can assume that your circuit only has to correctly handle the inputs in the table, and that the output for all other cases are don't cares. The following are the steps for building the ALU Decoder:

- Write Boolean equations for the four outputs and sketch a schematic of a circuit that implements your equations.
- Write structural Verilog code implementing your schematic.
- Build a self-checking test-bench that applies all the interesting inputs and checks the output.
- Simulate your code in your testbench and check that it performs the function you intended; debug any discrepancies.
- Assign pins for your FPGA, using SW5 through SW0 to provide inputs and LEDR3 through LEDR0 to display the outputs.
- Synthesize your Verilog code and examine it in the RTL Viewer and check that it matches your expectations.
- Download it onto the DE0-CV board and apply the inputs with the switches and check that the outputs match expectations.

### Hints:

- Make sure there is a new line after the last vector. ModelSim couldn't read one person's vectors when they didn't have the new blank line.
- Make sure your lab2.tv file isn't actually called lab2.tv.txt. Windows sometimes adds the .txt suffix, then hides the .txt so it looks as if your file is named lab2.tv when it isn't.
- If ModelSim can't find the path, you can try giving the full path, such as: \$readmemb("C:/Users/harris/Documents/lab2/lab2\_dh.tv");

# What to Turn In

- 1. Please indicate how many hours you spent on this lab. This will be helpful for calibrating the workload for next time the course is taught.
- 2. Boolean equations for your ALU Decoder
- 3. Gate-level schematic of your ALU Decoder
- 4. Structural Verilog code for your ALU Decoder
- 5. RTL Viewer schematics of your synthesized ALU Decoder
- 6. Self-checking test bench for your ALU Decoder with a test vector file
- 7. Simulation waveforms showing the ALU Decoder simulation. Did it work correctly?
- 8. Did the ALU Decoder function correctly on the DE0-CV Board?

Please indicate any bugs you found in this lab manual, or any suggestions you would have to improve the lab.