## Digital Electronics \& Computer Engineering (E85)

Harris

Spring 2018

Final Exam

This is a closed-book take-home exam. Electronic devices including calculators are not allowed, except on the computer question on the last page. You are permitted two $8.5 \times 11$ " sheets of paper with notes.

You are bound by the HMC Honor Code while taking this exam.
The first part of the exam is written, while the final page is done on the computer based on your E85 Lab 11. The entire Lab 11 that you use (including datapath and controller) must be your own work; it cannot, for example, include somebody else's controller. The exam is intended to be doable in 3 hours if you have prepared adequately. However, there will be no limit on the time you are allowed except that the written portion must be completed in one contiguous block of time and the computer part must be completed in another contiguous block of time. A contiguous block of time is a period of time working at a desk without breaking for meals, naps, socializing, etc. Please manage your time wisely and do not let the exam expand to take more time than is justified.
Return the exam to Sydney Torrey in the Engineering Department Office no later than Friday $5 / 11$ at noon ( $5 / 4$ at 5 pm for seniors).
Alongside each question, the number of points is written in brackets. All work and answers should be written directly on this examination booklet, except for printouts. Use the backs of pages if necessary. Write neatly; illegible answers will be marked wrong. Show your work for partial credit.

Name: $\qquad$

## Do Not Write Below This Point

| Page 2: | / 6 |
| :---: | :---: |
| Pages 3-4: | / 12 |
| Page 5: | / 6 |
| Page 6: | 13 |
| Page 11: | / 6 |
| Page 12: | 13 |
| Page 13-16: | 18 |
| Page 18: | 16 |
| Total: | / 50 |

[1] Give an expression for the maximum value of an int in C on a 32-bit microprocessor?

## Maximum Value:

$\qquad$
[2] Give the closest approximation to $\pi$ that you can represent with an 8-bit two's complement fixed point number with four fractional bits. Express your result in hexadecimal.

## Approximation of $\pi$ :

$\qquad$
[3] Determine the decimal value of the IEEE single precision floating point number C0C80000

Number: $\qquad$

Consider the following "LFSR" circuit. Each flip-flop has a set input $s$ to initialize its output to 1 when reset is applied.

[1] Show the sequence of values $q$ takes on for the next 10 cycles after the circuit is reset.

| Cycle | q |
| :--- | :--- |
| 1 |  |
| 2 |  |
| 3 |  |
| 4 |  |
| 5 |  |
| 6 |  |
| 7 |  |
| 8 |  |
| 9 |  |
| 10 |  |

[2] Give a succinct description of the circuit in Verilog.

```
module lfsr(input logic clk, reset
    output logic q)
```

The XOR has a propagation delay of 20 ps and a contamination delay of 10 ps . It's input capacitance is 1 fF on each input pin and the leakage current is 10 nA . The flip-flop has a clock-to-Q propagation delay of 25 ps and contamination delay of 16 ps . Its setup time is 9 ps and its hold time is 12 ps . It's input capacitance is 0.667 fF on the D pin and 2 fF on the CLK pin, and the leakage current is 30 nA . You also have buffers available with a propagation delay of 8 ps and contamination delay of 6 ps . The power supply is 0.8 V .
[2] What is the fastest clock rate at which the LFSR circuit could operate in the absence of skew?

Fastest Clock: $\qquad$ (ps)
[2] What is the static power consumption $\mathrm{P}_{\text {static }}$ of the circuit?
$\mathrm{P}_{\text {static: }}$ : $\qquad$
[2] What is the dynamic power consumption of the circuit operating at $1 \mathrm{MHz} \mathrm{P}_{\text {dynamic- }-1 \mathrm{MHz}}$ ?
$\mathrm{P}_{\text {dynamic- } 1 \mathrm{MHz}}$ : $\qquad$
[1] Above what clock frequencies does the dynamic power consumption exceed the static consumption? Give your answer in terms of $\mathrm{P}_{\text {static }}$ and $\mathrm{P}_{\text {dynamic- } 1 \mathrm{MHz}}$.

Frequency: $\qquad$
[2] Mark up the circuit with minimum modifications necessary for the circuit to operate correctly if the clock skew between flip-flops may be as much as 11 ps .

[6] Translate the following function to ARM assembly language. str is passed in R0. Remember that R1-R3 and R12 do not need to be saved or restored across a function call.

```
void toupper(char str[])
    int i = 0;
    while (str[i]) {
        if (str[i] > 96) str[i] = str[i] - 32;
        i++;
    }
}
```


## Assembly language

[3] Translate the following ARM assembly language into machine language. Refer to the instruction encodings on the next page. Express your instructions in hexadecimal.
do
Machine Language
LDR R2, [R5, R6]
CMP R2, \#42
BLE do


Figure B. 1 Data-processing instruction encodings

Table B.1 Data-processing instructions

| emd | Name | Description | Operation |
| :---: | :---: | :---: | :---: |
| 0000 | ANDRd, Rn, Srce | Bitwise AND | $\mathrm{Rd}-\mathrm{Rn} \leq 5 \mathrm{sc} 2$ |
| 0001 | EORRd, Rn, Src2 | Bitwise XOR | $\mathrm{Rd}-\mathrm{Rn}$ * Src 2 |
| 0010 | SUR Rd, Rn, Srcz | Subtract | $R \mathrm{R}=\mathrm{Rn}-5 \mathrm{rc} 2$ |
| 0011 | RSERA, Rn, 5 rct | Reverse Subtract | $\mathrm{Rd}-5 \mathrm{rc} 2-\mathrm{Rn}$ |
| 0100 | ADDRd, Rn, Srce | Add | Rd - $\mathrm{Rn}+5 \mathrm{rc} 2$ |
| 0101 | ADCR Rd, Rn, 5 rcc 2 | Add with Carry | R d $-\mathrm{Rn}+5 \mathrm{rec} 2+\mathrm{C}$ |
| 0110 | SBCRd, Rn, Src2 | Subtract with Carry | $\mathrm{Rd}=\mathrm{Rn}-5 \mathrm{rcc} 2-\overline{\mathrm{C}}$ |
| 0111 | RSC Rd, Rn, 5 rcc 2 | Reverse Sub w/ Carry | Rd - $5 \mathrm{rcc} 2-\mathrm{Rn}-\overline{\mathrm{C}}$ |
| $1000\langle S=1\}$ | TSTRd, Rn, Src2 | Test | Set flags based on Rna 5rc2 |
| 1001 \{ $S=1$ ) | TEQ Rd, Rn, 5 rc 2 | Test Equivalence | Set flags based on Rn * 5 rc 2 |
| $1010\{S=1\}$ | CMPRn, Src2 | Compare | Set flags based on Rn-5rc2 |
| 1011 ( $S=1$ ) | CMN Rn, 5 rc 2 | Compare Negative | Set flags based on Rn+5rc2 |
| 1100 | ORRRd, Rn, Src2 | Bitwise OR | $\mathrm{Rd}-\mathrm{Rn} \mid 5 \mathrm{rc} 2$ |
| 1101 | Shifts: |  |  |
| $\begin{aligned} & I=1 \text { OR } \\ & \left\{\text { instr }_{124}=0\right\} \end{aligned}$ | MOV Rd, Src2 | Move | $\mathrm{Rd}-5 \mathrm{rc} 2$ |
| $\begin{aligned} & I=0 \text { AND } \\ & \{s h=00 ; \\ & \text { instr } \left._{114} \neq 0\right\} \end{aligned}$ | LSL Rd, Rm, Rs/shamt5 | Logical Shift Left | $\mathrm{Rd}-\mathrm{Rm} \lll \mathrm{rcc} 2$ |
| $\begin{aligned} & I=0 \mathrm{AND} \\ & \{s h=01\} \end{aligned}$ | LSR.Rd, Rm, Rs/shamt5 | Logical Shift Right | Rd - $\mathrm{Rm} \gg \mathrm{Src} 2$ |



| P | W | Index Mode |
| :---: | :---: | :--- |
| 0 | 0 | Post-index |
| 0 | 1 | Not supported |
| 1 | 0 | Offset |
| 1 | 1 | Pre-index |


| L | B | Instruction |
| :--- | :--- | :--- |
| 0 | 0 | STR |
| 0 | 1 | STRB |
| 1 | 0 | LDR |
| 1 | 1 | LDRB |

## Branch

| 3123 | 27.382524 | 230 |  |
| :---: | :---: | :---: | :---: |
| cond | $\begin{array}{\|l\|l\|} \hline 0 & 1 \mathrm{~L} \\ \hline 10 \end{array}$ | imm24 |  |
| $\xrightarrow[\text { funct }]{ }$ |  |  |  |
| cond | Mnamonic | Name | CondEx |
| 0000 | EQ | Equal | Z |
| 0001 | NE | Not equal | $\bar{Z}$ |
| 0010 | CS/HS | Carry set / unsigned higher or same | C |
| 0011 | CC/LO | Carry dear / unsigned lower | $\bar{C}$ |
| 0100 | MI | Minus / negative | N |
| 0101 | PL. | Plus / positive or zero | $\bar{N}$ |
| 0110 | VS | Overflow / overflow set | V |
| 0111 | VC | No overflow / over flow clear | $\bar{V}$ |
| 1000 | HI | Unsigned higher | $\overline{\mathrm{Z}} \mathrm{C}$ |
| 1001 | LS | Unsigned lower or same | ZORC |
| 1010 | GE | Signed greater than or equal | $\overline{N \oplus V}$ |
| 1011 | LT | Signed less than | $\mathrm{N} \oplus \mathrm{V}$ |
| 1100 | GT | Signed greater than | $\bar{Z}(\overline{N \oplus V})$ |
| 1101 | LE | Signed less than or equal | ZOR ( $\mathrm{N} \oplus \mathrm{V}$ ) |
| 1110 | AL (or none) | Always / unconditional | Ignored |

The STM32 has a 12-bit analog-to-digital converter (ADC). To initialize the ADC:

- Enable the ADC clock in the Reset and Clock Control register.
- Turn on the ADC by setting the ADEN bit.
- Wait until the ADRDY flag is set to indicate the ADC is ready for conversion
- Write 111 to the SMP bits to run the sampling clock sufficiently slow.

To convert the voltage from channel n :

- Write a 1 to the CHSELn bit and 0s to other CHSEL bits to select channel n for conversion.
- Start a conversion by setting the ADSTART bit
- Wait for the ADSTART bit to go low to indicate the conversion is complete
- Read the answer from the ADC_DR data register

Relevant register maps are given below:
Table 1. STM32F0xx perip heral register boundary addresses (continued)

| Bus | Boundary address | Size | Peripheral | Peripheral register map |
| :---: | :---: | :---: | :---: | :---: |
| APB | 0x4001 5C00-0x4001 7FFF | 9 KB | Reserved |  |
|  | 0x4001 5800-0x4001 5BFF | 1 KB | DBGMCU | Section 32.9.6 on page 924 |
|  | 0x4001 4C00-0x4001 57FF | 3 KB | Reserved |  |
|  | 0x4001 4800-0x4001 4BFF | 1 KB | TM17 | Section 20.6.16 on page 545 |
|  | 0x4001 4400-0x4001 47FF | 1 KB | TIM16 | Section 20.6.16 on page 545 |
|  | 0x4001 4000-0x4001 43FF | 1 KB | TIM15 | Section 20.5.18 on page 528 |
|  | 0x4001 3C00-0x4001 3FFF | 1 KB | Reserved |  |
|  | 0x4001 3800-0x4001 3BFF | 1 KB | USART 1 | Section 27.8.12 on page 753 |
|  | 0x4001 3400-0x4001 37FF | 1 KB | Reserved |  |
|  | 0x4001 3000-0x4001 33FF | 1 KB | SP11/2S1 | Section 28.9.10 on page 813 |
|  | 0x4001 2C00-0x4001 2FFF | 1 KB | TIM1 | Section 17.4.21 on page 391 |
|  | 0x4001 2800-0x4001 2BFF | 1 KB | Reserved |  |
|  | 0x4001 2400-0x4001 27FF | 1 KB | ADC | Section 13.12.11 on page 267 |
|  | 0x4001 2000-0x4001 23FF | 1 KB | Reserved |  |
|  | 0x4001 1-00-0x4001 1FFF | 1 KB | USART8 | Section 27.8.12 on page 753 |
|  | 0x4001 1800-0x4001 1BFF | 1 KB | USART7 | Section 27.8.12 on page 753 |
|  | 0x4001 1400-0x4001 17FF | 1 KB | USART6 | Section 27.8.12 on page 753 |
|  | 0x4001 0800-0x4001 13FF | 3 KB | Reserved |  |
|  | 0x4001 0400-0x4001 07FF | 1 KB | EXTI | Section 11.3.7 on page 219 |
|  | 0x4001 $0000-0 \times 400103 F F$ | 1 KB | SYSCFG COMP | Section 9.1.38 on page 185 |
|  |  |  |  | Section 15.5.2 on page 300 |
|  | 0x4000 8000-0x4000 FFFF | 32 KB | Reserved |  |

Table 50．ADC register map and reset values

| Offset | Register | $\bar{m}$ | 잉 | ํ | \％ | N | ${ }^{4}$ | ～ | ～ | N | ส | ㄷ | ¢ | ¢ | ¢ |  |  | $\stackrel{\sim}{\sim}$ | \＃ | \％ |  | 앙 | 0 | $\infty$ | N | $\varphi$ | ¢ |  | N |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | ADC＿ISR |  | 3 |  |  |  |  |  |  |  |  |  | $5$ |  | $3$ |  |  |  |  |  |  |  |  |  | 号 |  |  | $\begin{array}{l\|l\|l} \hline 0 \\ \hline 0 \\ \hline \end{array}$ |  |  |  |
|  | Feset value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 |  |  | 0 | － | 0 | 0 |
| 0004 | ADC＿ER |  |  |  |  |  |  |  | $\frac{1}{2}$ | $3$ | 戛 | $8$ | $8$ |  | $1$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|l\|} \hline w \\ \hline \\ \hline \\ \hline \end{array}$ |  |  |
|  | Reset value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 |  |  | 0 | 0 | 0 | 0 |
| 0008 | ADC＿CR | 采 |  |  |  |  |  |  |  | 5 | $1$ | $8$ | $8$ |  |  |  |  |  | g |  |  |  |  |  |  |  |  |  | 艮 | 哴 |  |
|  | Reset value | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 。 | 0 | 0 | 0 |
| OxOC | ADC＿CFGR1 |  |  | AVICCH（4：0］ |  |  |  |  |  | 救 | 苞 |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { ExTSE } \\ & {[20]} \end{aligned}$ |  |  | $\begin{aligned} & \text { RES } \\ & {[1: 0]} \end{aligned}$ |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |
|  | Reset value |  | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 |  |  |  |  |  |  | 0 | 0 | 0 |  | $\bigcirc$ |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0x10 | ADC＿CFGR2 |  |  |  | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Reset value | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Ox14 | ADC＿smpr |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { SMP } \\ & {[20]} \end{aligned}$ |  |  |
|  | Reset value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |  |
| $0 \times 18$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0 \times 1 \mathrm{C}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0000 | ADC＿TR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LT1110） |  |  |  |  |  |  |  |  |  |
|  | Reset velue |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 | 10 | 0 | 0 | 0 | 10 | 10 | 0 | 0 |
| 00.4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0088 | ADC＿CHSELR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Reset value |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline 0 \times 20 \\ 0030 \\ 0034 \\ 0088 \\ 0 \times 3 C \\ \hline \end{array}$ | Reanvec | Feserval |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $0 \times 40$ | ADC＿DR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | DATP（150］ |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Feset relve |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |  |  |  | 0 | 10 | 0 | 10 | 0 | 10 | 10 | 0 | 0 |
| $\begin{gathered} \hline 0 \times 44 \\ 0 \times 304 \\ \hline \end{gathered}$ | Rosarved | Roservas |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 00008 | ADC＿CCR |  |  |  |  |  |  |  | ｜ | $\begin{aligned} & \text { in } \\ & \hline ⿸ ⿻ 一 丿 又 ⿴ 囗 ⿱ 一 一 心 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Reset ratue |  |  |  |  |  |  |  | 0 | 10 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

[3] Complete the following function to initialize the ADC for a particular channel. The clock enabling code is provided for you.

```
void adcInit(int channel) {
    volatile unsigned long *RCC_APB2ENR = (unsigned long*)0x40021018;
    // Enable ADC clock by writing 1 to ADCEN bit of RCC_APB2ENR
    *RCC_APB2ENR |= 1<<9;
```

\}
[3] Complete the following function to read a value from a specified channel:
int analogRead(int channel) \{

Consider the 5 -stage pipelined ARM processor with hazard unit from Chapter 7 running the following program. Assume that it has been enhanced to support the MOV instruction. The MOV instruction is issued on cycle 1.

```
MOV R3, #1
ADD R4, R3, #7
SUB R5, R3, R3
LDR R6, R3, R4
ADD R7, R6, R3
```

[1] What operation does the ALU perform on cycle 4 ?
[1] What is the output of the ALU on cycle 5?
[1] In which cycle is R7 written?

The ARM MOV Rd, Rn instruction copies the value from Rn into Rd. It is a data processing instruction with a cmd field of 1101. MOVS does the same, and affects the N and Z flags. Modify the ARM multicycle processor to support the MOV and MOVS instructions, using as little additional hardware as feasible.
[3] Mark up the attached multicycle processor diagram and ALU to handle the new instructions.
[2] Mark up the attached multicycle controller (including state transition diagram and truth tables) to handle the new instructions.
[2] The attached multicycle memfile.s test code has highlighted modifications to test the new instruction. Translate these three new lines of assembly to machine language. Express your code in hexadecimal. The format for a data processing instruction is given below. The cmd field for ORR is 1100 and the cond field for ALWAYS is 1110.

$\qquad$
[1] Predict what value should be written to mem[248] at the last line of the program.
$\qquad$

## Multicycle Processor



Figure 7.30 Complete multicycle processor
ALU


## Multicycle Controller



Table 7.6 Instr Decoder logic for RegSrc and ImmSrc

| Instruction | Op | Funct $_{5}$ | Funct $_{0}$ | RegSrc $_{1}$ | RegSrc $_{0}$ | ImmSrc $_{1: 0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDR | 01 | X | 1 | X | 0 | 01 |
| STR | 01 | X | 0 | 1 | 0 | 01 |
| DP immediate | 00 | 1 | X | X | 0 | 00 |
| DP register | 00 | 0 | X | 0 | 0 | 00 |
| B | 10 | X | X | X | 1 | 10 |


| ALUOp | Funct $_{4: 1}$ (cmd) | Funct $0_{0}$ (S) | Type | ALUControl $_{1: 0}$ | Flag $W_{1: 0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | Not DP | 00 (Add) | 00 |
| 1 | 0100 | 0 | ADD | 00 (Add) | 00 |
|  |  | 1 |  |  | 11 |
|  | 0010 | 0 | SUB | 01 (Sub) | 00 |
|  |  | 1 |  |  | 11 |
|  | 0000 | 0 | AND | 10 (And) | 00 |
|  |  | 1 |  |  | 10 |
|  | 1100 | 0 | ORR | 11 (Or) | 00 |
|  |  | 1 |  |  | 10 |

; memfile.dat
MAIN
SUB R0, R15, R15 ; R0 = 0 11100000010011110000000000001111 E04F000F $0 \times 00$
ADD R2, R0, \#5 ; R2 =
DD
; R3 = 12
SUB R7, R3, \#9 ; R7 = 11100010100000000010000000000101 E2802005 0x04

ORR R4, R7, R2 11100010100000000011000000001100 E280300C 0x08
; R4 3 OR 5 - 7
AND R5, R3, R4 ; R5 = 12 AND $7=4$ 11100001100001110100000000000010 E1874002 0x10 1110000000000110101000000000100 E0035004 0x14 ; R5 = 4 + 7 = 11 $11100000100001010101000000000100 \mathrm{E} 08550040 \times 18$ ; R5 = 11-10 = 111100010010101010101000000001010 E255500A 0x1c ; R5 = 1 - $2=-1 \quad 11000010010101010101000000000010$ C2555002 0x20 ; R5 = -1 + $12=1111100010100001010101000000001100$ E285500C 0x24 ; R8 = $11-3=8 \quad 11100000010101011000000000000111$ E0558007 0x28 ; not taken 00001010000000000000000000001100 0A00000F 0x2c ; R8 = 12-7 = 511100000010100111000000000000100 E0538004 0x30 ; should be taken 10101010000000000000000000000000 AA 000000 0x34 ; should be skipped 11100010100000000101000000000000 E2805000 0x38

## BGE AROUND

AROUND
SUBS R8, R7, R2 ; R8 = 3-5 = -2 11100000010101111000000000000010 E0578002 0x3c
ADDLT R7, R5, \#1
; R7 = $11+1=1210110010100001010111000000000001$ B2857001 0x40
; R7 = 12-5 = 7 11100000010001110111000000000010 E0477002 0x44 ; mem[12+224] = 711100101100000110111000001010100 E58370E0 0x48 ; R2 $=$ mem[236] $=711100101100100000010000001100000$ E59020EC 0x4c ; $\mathrm{PC}<-\mathrm{PC}+811100000100011111111000000000000 \mathrm{E} 08 \mathrm{FF} 000 \mathrm{0x50}$
; shouldn't happen 11100010100000000010000000000001 E280200E 0x54
ADD R2, R0, \#14
MOV R9, R2
ORR R9, R9, \#17
MOV R2, R9
B END
ADD R2, R0, \#13

```
; always taken
; shouldn't happen
; shouldn't happen
```

; mem[248] = ?

11101010000000000000000000000001 EA000001 0x64 11100010100000000010000000000001 E280200D 0x68 11100010100000000010000000000001 E280200A 0x6C $11100101100000000010000011111000 \mathrm{E} 58020 \mathrm{~F} 8 \mathrm{0x70}$

DO NOT PROCEED PAST THIS POINT UNTIL YOU ARE PREPARED TO CEASE ALL WORK ON THE WRITTEN PORTION AND MOVE ON TO THE COMPUTER PORTION.


## COMPUTER PORTION OF EXAM

Once you start this question, you may refer to the written portion of the exam, but may not spend any more time on the written portion or change any of your answers on that portion.

Modify your ARM multicycle processor from Lab 11 to support the MOV instruction. Modify your memfile.dat to add the three new lines of machine language code from the previous question. Simulate your modified code.
[2] Print out your Verilog code and circle or highlight the lines you modified.
[4] Print out a simulation waveform showing at least the value being written to memory location 248 on the last cycle. Circle this value in the waveform.

