


Lecture 8

- Chapter 5 Introduction
- Arithmetic Circuits
 - 1-bit Adders
 - N-bit Adders
 - Ripple Adders
 - Carry Lookahead Adders
 - Prefix Adders
 - Subtractors
 - Arithmetic/Logic Units





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 <2>



Chapter 5 Introduction


- Digital building blocks:
 - Gates, multiplexers, decoders, registers, arithmetic circuits, counters, memory arrays, logic arrays
- Building blocks demonstrate hierarchy, modularity, and regularity:
 - Hierarchy of simpler components
 - Well-defined interfaces and functions
 - Regular structure easily extends to different sizes
- Will use these building blocks in Chapter
 7 to build microprocessor




Digital Design and Computer Architecture: ARM[®] Edition © 2015 Lecture 8 <3>



1-Bit Adders








Multibit Adders (CPAs)


- Types of carry propagate adders (CPAs):
 - Ripple-carry (slow)
 - Carry-lookahead (fast)
 - Prefix (faster)
- Carry-lookahead and prefix adders faster for large adders but require more hardware






Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 <5>



Ripple-Carry Adder

- Chain 1-bit adders together
- Carry ripples through entire chain
- Disadvantage: **slow**





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 <6>




Ripple-Carry Adder Delay

$$t_{ripple} = N t_{FA}$$

where t_{FA} is the delay of a 1-bit full adder





Carry-Lookahead Adder

Compute C_{out} for k-bit blocks using generate and propagate signals

Some definitions:

- Column *i* produces a carry out by either *generating* a carry out or *propagating* a carry in to the carry out
- Generate (G_i) and propagate (P_i) signals for each column:
 - **Generate:** Column *i* will generate a carry out if A_i and B_i are both 1.

$G_i =$


• **Propagate:** Column *i* will propagate a carry in to the carry out if A_i or B_i is 1.

$P_i =$

• **Carry out:** The carry out of column *i* (*C_i*) is:

*C*_{*i*} =






Block Propagate and Generate

Now use column Propagate and Generate signals to compute *Block Propagate* and *Generate* signals for k-bit blocks, i.e.:

- Compute if a k-bit group will propagate a carry in (to the block) to the carry out (of the block)
- Compute if a k-bit group will generate a carry out (of the block)






Block Propagate and Generate Signals

• **Example:** Block propagate and generate signals for 4-bit blocks ($P_{3:0}$ and $G_{3:0}$):

 $P_{3:0} = P_3 P_2 P_1 P_0$ $G_{3:0} = G_3 + G_2 P_3 + G_1 P_2 P_3 + G_0 P_1 P_2 P_3$ $= G_3 + P_3 (G_2 + P_2 (G_1 + P_1 G_0))$





Block Propagate and Generate Signals

• In general for a block spanning bits i through j,

$$P_{i:j} = P_i P_{i-1} P_{i-2} \dots P_j$$


$$G_{i:j} = G_i + P_i (G_{i-1} + P_{i-1} (G_{i-2} + P_{i-2} \dots G_j))$$

$$C_i = G_{i:j} + P_{i:j} C_{j-1}$$





32-bit CLA with 4-bit Blocks





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 <12>



- Step 1: Compute G_i and P_i for all columns
- Step 2: Compute G and P for k-bit blocks
- Step 3: C_{in} propagates through each k-bit propagate/generate logic (meanwhile computing sums)
- **Step 4:** Compute sum for most significant k-bit block





• **Step 1:** Compute G_i and P_i for all columns

 $G_i = A_i B_i$ $P_i = A_i + B_i$



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 <14>




- Step 1: Compute G_i and P_i for all columns
- Step 2: Compute G and P for k-bit blocks

 $P_{3:0} = P_3 P_2 P_1 P_0$ $G_{3:0} = G_3 + P_3 (G_2 + P_2 (G_1 + P_1 G_0))$





- Step 1: Compute G_i and P_i for all columns
- Step 2: Compute G and P for k-bit blocks
- Step 3: C_{in} propagates through each k-bit propagate/generate logic (meanwhile computing sums)
 Basical Astronomy and a straight of the state of the straight of the






Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 <16>



- Step 1: Compute G_i and P_i for all columns
- Step 2: Compute G and P for k-bit blocks
- Step 3: C_{in} propagates through each k-bit propagate/generate logic (meanwhile computing sums)
- Step 4: Compute sum for most significant kbit block





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 <17>



Carry-Lookahead Adder Delay

For *N*-bit CLA with *k*-bit blocks:

 $t_{CLA} = t_{pg} + t_{pg_block} + (N/k - 1)t_{AND_OR} + kt_{FA}$

- t_{pg} : delay to generate all P_i, G_i
- t_{pg_block} : delay to generate all $P_{i:j}$, $G_{i:j}$
- t_{AND_OR} : delay from C_{in} to C_{out} of final AND/OR gate in *k*-bit CLA block

An N-bit carry-lookahead adder is generally much faster than a ripple-carry adder for N > 16






Prefix Adder

Computes carry in (C_{i-1}) for each column, then computes sum:

 $S_i = (A_i \land B_i) \perp C_{i-1}$

- Computes G and P for 1-, 2-, 4-, 8-bit blocks, etc.
 until all G_i (carry in) known
- log₂N stages





Prefix Adder

- Carry in either *generated* in a column or *propagated* from a previous column.
- Column -1 holds C_{in} , so

 $G_{-1} = C_{\text{in}}$

• Carry in to column *i* = carry out of column *i*-1:

 $C_{i-1} = G_{i-1:-1}$

 $G_{i-1:-1}$: generate signal spanning columns *i*-1 to -1

• Sum equation:

 $S_i = (A_i \perp B_i) \perp G_{i-1:-1}$

• **Goal:** Quickly compute $G_{0:-1}$, $G_{1:-1}$, $G_{2:-1}$, $G_{3:-1}$, $G_{4:-1}$, $G_{5:-1}$, ... (called *prefixes*) (= C_0 , C_1 , C_2 , C_3 , C_4 , C_5 , ...)



Prefix Adder

• Generate and propagate signals for a block spanning bits *i*:*j*


 $G_{i:j} = G_{i:k} + P_{i:k} G_{k-1:j}$ $P_{i:j} = P_{i:k} P_{k-1:j}$

- In words:
 - **Generate:** block *i*:*j* will generate a carry if:
 - upper part (*i*:*k*) generates a carry or
 - upper part (*i*:*k*) propagates a carry generated in lower part (*k*-1:*j*)
 - Propagate: block *i*:*j* will propagate a carry if *both* the upper and lower parts propagate the carry





16-Bit Prefix Adder Schematic





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 <22>



S,

Prefix Adder Delay

$$t_{PA} = t_{pg} + \log_2 N(t_{pg_prefix}) + t_{XOR}$$

 t_{pg} : delay to produce P_i , G_i (AND or OR gate) t_{pg_prefix} : delay of black prefix cell (AND-OR gate)





Adder Delay Comparisons

Compare delay of: 32-bit ripple-carry, CLA, and prefix adders

- CLA has 4-bit blocks
- 2-input gate delay = 10 ps; full adder delay = 30 ps

$$t_{ripple} = Nt_{FA} = 32(30 \text{ ps})$$

= 960 ps

$$t_{CLA} = t_{pg} + t_{pg_block} + (N/k - 1)t_{AND_OR} + kt_{FA}$$

= [10 + 60 + (7)20 + 4(30)] ps
= 330 ps

$$t_{PA} = t_{pg} + \log_2 N(t_{pg_prefix}) + t_{XOR}$$


= [10 + log₂32(20) + 10] ps
= **120 ps**





Subtracter

Symbol Implementation A B






Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 <25>



Comparator: Equality






Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 <26>



Comparator: Less Than





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 <27>



ALU should perform:

- Addition
- Subtraction
- AND
- OR






ALUControl _{1:0}	Function	A B
00	Add	
01	Subtract	$\bigvee \qquad / \not\leftarrow ALUControl$
10	AND	ALU / 2
11	OR	Result


Example: Perform A + B ALUControl = 00Result = A + B





ALUControl _{1:0}	Function
00	Add
01	Subtract
10	AND
11	OR

Example: Perform A OR B





Digital Design and Computer Architecture: ARM[®] Edition © 2015


Lecture 8 < 30>



ALUControl _{1:0}	Function
00	Add
01	Subtract
10	AND
11	OR


Example: Perform A OR B

ALUControl_{1:0} = 11
Mux selects output of OR gate as Result, so
Result = A OR B






Lecture 8 <31>



ALUControl _{1:0}	Function
00	Add
01	Subtract
10	AND
11	OR

Example: Perform A + B





Digital Design and Computer Architecture: ARM[®] Edition © 2015


Lecture 8 <32>



ALUControl _{1:0}	Function
00	Add
01	Subtract
10	AND
11	OR

Example: Perform A + B

 $ALUControl_{1:0} = 00$ $ALUControl_0 = 0, \text{ so:}$ $C_{in} \text{ to adder } = 0$ $2^{nd} \text{ input to adder is } B$ Mux selects Sum as Result, soResult = A + B






Lecture 8 <33>



ALU with Status Flags

Flag	Description	
N	Result is Negative	
Ζ	<i>Result</i> is Zero	
С	Adder produces Carry out	
V	Adder oVerflowed	






Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 < 34>



ALU with Status Flags






Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 <35>



ALU with Status Flags: Negative






Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 <36>



ALU with Status Flags: Zero






Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 < 37>




ALU with Status Flags: Carry












Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 8 < 39>






V = 1 if:

ALU is performing addition or subtraction $(ALUControl_1 = 0)$








V = 1 if:

ALU is performing addition or subtraction (*ALUControl*₁ = 0) **AND**

A and Sum have opposite signs







V = 1 if:

ALU is performing addition or subtraction

 $(ALUControl_1 = 0)$

AND


A and Sum have opposite signs


AND

A and B have same signs upon addition **OR**

A and B have different signs upon subtraction







V = 1 if:

ALU is performing addition or subtraction

 $(ALUControl_1 = 0)$

AND

A and Sum have opposite signs

AND

A and B have same signs upon addition (ALUControl₀ = 0) OR

A and B have different signs upon subtraction (*ALUControl*₀ = 1)



