

#### Lecture 3

- Timing
- Sequential Circuits
- Latches and Flip-Flops
- Synchronous Logic Design





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <2>



#### Introduction

A logic circuit is composed of:

- Inputs
- Outputs
- Functional specification
- Timing specification





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015 Lec



# Timing

- Delay: time between input change and output changing
- How to build fast circuits?







Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <4>



# **Propagation & Contamination Delay**

- **Propagation delay:**  $t_{pd}$  = max delay from input to output
- Contamination delay: t<sub>cd</sub> = min delay from input to output





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015



# **Propagation & Contamination Delay**

- Delay is caused by
  - Capacitance and resistance in a circuit
  - Speed of light limitation
- Reasons why  $t_{pd}$  and  $t_{cd}$  may be different:
  - Different rising and falling delays
  - Multiple inputs and outputs, some of which are faster than others
  - Circuits slow down when hot and speed up when cold





# Critical (Long) & Short Paths



Critical (Long) Path:  $t_{pd} = 2t_{pd\_AND} + t_{pd\_OR}$ Short Path:  $t_{cd} = t_{cd\_AND}$ 



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <7>



# Example: 8-input OR Delay

 Find the minimum and maximum delay of this 8-input OR

Cell	Propagation Delay (ps)	Contamination Delay (ps)
OR2	20	15
OR3	25	19
OR4	35	28





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <8>



# Solution: 8-input OR Delay

• Find the minimum and maximum delay of this 8-input OR

Cell	Propagation Delay (ps)	Contamination Delay (ps)
OR2	20	15
OR3	25	19
OR4	35	28



- Annotate each node with earliest and latest arrivals
- Min = 15 ps from  $A_7$  to Y.
- Max = 140 ps from  $A_0$  to Y.



# Example: Optimized 8-input OR

Redesign the 8-input OR to be as fast as possible.

Cell	Propagation Delay (ps)	Contamination Delay (ps)
OR2	20	15
OR3	25	19
OR4	35	28



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015



# Example: Optimized 8-input OR

• Redesign the 8-input OR to be as fast as possible.

Cell	Propagation Delay (ps)	Contamination Delay (ps)
OR2	20	15
OR3	25	19
OR4	35	28

• Try various possibilities:





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <11>



# Solution: Optimized 8-input OR

Redesign the 8-input OR to be as fast as possible.

Cell	Propagation Delay (ps)	Contamination Delay (ps)
OR2	20	15
OR3	25	19
OR4	35	28

• Annotate delays. OR3+OR3 is fastest (50 ps).





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <12>



# Sequential Logic Introduction

- Outputs of sequential logic depend on current and prior input values – it has *memory*.
- Some definitions:
  - State: all the information about past inputs necessary to explain its future behavior
  - Latches and flip-flops: state elements that store one bit of state
  - Synchronous sequential circuits: combinational logic followed by a bank of flip-flops





# Sequential Circuits

- Give sequence to events
- Have memory (short-term)
- Use feedback from output to input to store information



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015



## State Elements

- The state of a circuit influences its future behavior
- State elements store state
  - Bistable circuit
  - SR Latch
  - D Latch
  - D Flip-flop





# Bistable Circuit

- Fundamental building block of other state elements
- Two outputs:  $Q, \overline{Q}$
- No inputs







Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <16>



# **Bistable Circuit Analysis**

- Consider the two possible cases:
  - **Q** = 0:
    - then Q = 0,  $\overline{Q} =$
  - -Q = 1:then  $Q = 1, \overline{Q} =$





- Stores 1 bit of state in the state variable, Q (or Q)
- But there are **no inputs to control the state**



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015 Le



# SR (Set/Reset) Latch

• SR Latch



- Consider the four possible cases:
  - -S = 1, R = 0
  - -S = 0, R = 1
  - -S = 0, R = 0
  - -S = 1, R = 1



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015



## SR Latch Analysis

-S = 1, R = 0: then Q = 1 and  $\overline{Q} = 1$ -S = 0, R = 1: then Q = and  $\overline{Q} =$ 



$$R \xrightarrow{1} N1 \bigcirc Q$$

$$S \xrightarrow{0} N2 \bigcirc \overline{Q}$$



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <19>



# SR Latch Analysis



$$-S = 1, R = 1:$$
  
then  $Q = 0, \overline{Q} = 0$ 





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <20>



# SR Latch Symbol

- SR stands for Set/Reset Latch
   Stores one bit of state (Q)
- Control what value is being stored with S, R inputs

$$(S = 1, R = 0, Q = 1)$$

- Reset: Make the output 0
  - (S = 0, R = 1, Q = 0)
- Avoid invalid state (when S = R = 1)









# D Latch

- Two inputs: CLK, D
  - CLK: controls when the output changes
  - D (the data input): controls what the output changes to
- Function
  - When CLK = 1,
    - D passes through to Q (transparent)
  - When CLK = 0,

Q holds its previous value (opaque)

• Avoids invalid case when  $Q \neq \text{NOT } \overline{Q}$ 







#### D Latch Internal Circuit







Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <23>



# D Flip-Flop

- Inputs: CLK, D
- Function
  - Samples D on rising edge of CLK
    - When *CLK* rises from 0 to 1, *D* passes through to *Q*
    - Otherwise, *Q* holds its previous value
  - Q changes only on rising edge of CLK
- Called edge-triggered
- Activated on the clock edge







# D Flip-Flop Internal Circuit

- Two back-to-back latches (L1 and L2) controlled by complementary clocks
- When *CLK* = 0
  - L1 is
  - L2 is
  - D passes through to N1
- When *CLK* = 1
  - L2 is
  - L1 is
  - N1 passes through to Q
- Thus, on the edge of the clock (when *CLK* rises from 0→1)
  - D passes through to Q









Lecture 3 <25>

# D Latch vs. D Flip-Flop







Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <26>



### Registers: Multi-bit Flip-Flop





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <27>



# **Enabled Flip-Flops**

- Inputs: CLK, D, EN
  - The enable input (EN) controls when new data (D) is stored

#### • Function

- EN = 1: D passes through to Q on the clock edge
- EN = 0: the flip-flop retains its previous state





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <28>



#### Resettable Flip-Flops

- Inputs: CLK, D, Reset
- Function:
  - **Reset** = 1: Q is forced to 0
  - Reset = 0: flip-flop behaves as ordinary D flip-flop

**Symbols** 





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 < 29>



# Resettable Flip-Flops

- Two types:
  - Synchronous: resets at the clock edge only
  - Asynchronous: resets immediately when Reset = 1
- Asynchronously resettable flip-flop requires changing the internal circuitry of the flip-flop
- Synchronously resettable flip-flop?





# Resettable Flip-Flops

- Two types:
  - Synchronous: resets at the clock edge only
  - Asynchronous: resets immediately when Reset = 1
- Asynchronously resettable flip-flop requires changing the internal circuitry of the flip-flop
- Synchronously resettable flip-flop





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015



# Settable Flip-Flops

- Inputs: CLK, D, Set
- Function:
  - Set = 1: Q is set to 1
  - Set = 0: the flip-flop behaves as ordinary D flip-flop

Symbols





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <32>



# Sequential Logic

- Sequential circuits: all circuits that aren't combinational
- A problematic circuit:



- No inputs and 1-3 outputs
- Astable circuit, oscillates
- Period depends on inverter delay
- It has a *cyclic path*: output fed back to input





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015 Lee

Lecture 3 <33>



# SystemVerilog Description

always\_ff @(posedge clk)
 q <= d;
endmodule</pre>



Multi-input XOR: Odd parity

Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 3 <34>



# SystemVerilog Description

always\_ff @(posedge clk, posedge reset)
 if (reset) q <= 0;
 else if (en) q <= d;
endmodule</pre>



Multi-input XOR: Odd parity

Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015



# SystemVerilog Description



Multi-input XOR: Odd parity

Digital Design and Computer Architecture: ARM  $^{\ensuremath{\text{\scriptsize e}}}$  Edition  $\ensuremath{\mathbb{C}}$  2015



#### Synchronous Sequential Logic Design

- Breaks cyclic paths by inserting registers
- Registers contain **state** of the system
- State changes at clock edge: system synchronized to the clock
- **Rules** of synchronous sequential circuit composition:
  - Every circuit element is either a register or a combinational circuit
  - At least one circuit element is a register
  - All registers receive the same clock signal
  - Every cyclic path contains at least one register
- Two common synchronous sequential circuits
  - Finite State Machines (FSMs)
  - Pipelines



