


E85 Digital Design & Computer Engineering



Lecture 21: Multicycle Processor

**HARVEY
MUDD
COLLEGE**

Lecture 21

- **Multicycle Processor**



Multicycle ARM Processor

- **Single-cycle:**
 - + simple
 - cycle time limited by longest instruction (LDR)
 - separate memories for instruction and data
 - 3 adders/ALUs
- **Multicycle processor addresses these issues by breaking instruction into shorter steps**
 - shorter instructions take fewer steps
 - can re-use hardware
 - cycle time is faster



Multicycle ARM Processor

- **Single-cycle:**
 - + simple
 - cycle time limited by longest instruction (LDR)
 - separate memories for instruction and data
 - 3 adders/ALUs
- **Multicycle:**
 - + higher clock speed
 - + simpler instructions run faster
 - + reuse expensive hardware on multiple cycles
 - sequencing overhead paid many times



Multicycle ARM Processor

- **Single-cycle:**

- + simple
- cycle time limited by longest instruction (LDR)
- separate memories for instruction and data
- 3 adders/ALUs

- **Multicycle:**

- + higher clock speed
- + simpler instructions run faster
- + reuse expensive hardware on multiple cycles
- sequencing overhead paid many times


**Same design steps
as single-cycle:**

- **first datapath**
- **then control**





Multicycle State Elements

Replace Instruction and Data memories with a single unified memory – more realistic





Multicycle Datapath: Instruction Fetch

STEP 1: Fetch instruction




Multicycle Datapath: LDR Register Read

STEP 2: Read source operands from RF





Multicycle Datapath: LDR Address

STEP 3: Compute the memory address





Multicycle Datapath: LDR Memory Read

STEP 4: Read data from memory



Multicycle Datapath: LDR Write Register


STEP 5: Write data back to register file



Multicycle Datapath: Increment PC


Meanwhile: Increment PC

Concurrent with fetching instruction



Multicycle Datapath: Access to PC


PC can be read/written by instruction



Multicycle Datapath: Access to PC

PC can be read/written by instruction

- **Read:** R15 (PC+8) available in Register File



Multicycle Datapath: Read to PC (R15)


Example: ADD R1, **R15**, R2



Multicycle Datapath: Read to PC (R15)

Example: ADD R1, R15, R2

- R15 needs to be read as PC+8 from Register File (RF) in 2nd step
- PC+4 was computed in 1st step
- So (also in 2nd step) ALU computes (PC+4) + 4 for R15 input



Multicycle Datapath: Read to PC (R15)

Example: ADD R1, **R15**, R2


- R15 needs to be read as PC+8 from Register File (RF) in 2nd step
- PC+4 was computed in 1st step
- So (also in 2nd step) ALU computes (PC+4) + 4 for R15 input
 - $SrcA = PC$ (which was already updated in step 1 to PC+4)
 - $SrcB = 4$
 - $ALUResult = PC + 8$
- ALUResult is fed to R15 input port of RF in 2nd step (which is then routed to RD1 output of RF)



Multicycle Datapath: Access to PC

PC can be read/written by instruction

- **Read:** R15 (PC+8) available in Register File
- **Write:** Be able to write result of instruction to PC



Multicycle Datapath: Write to PC (R15)

Example: SUB **R15**, R8, R3



Multicycle Datapath: Write to PC (R15)

Example: SUB **R15**, R8, R3


- Result of instruction needs to be written to the PC register
- ALUResult already routed to the PC register, just assert PCWrite



Multicycle Datapath: Write to PC (R15)


Example: SUB R15, R8, R3

- Result of instruction needs to be written to the PC register
- ALUResult already routed to the PC register, just assert PCWrite




Multicycle Datapath: STR

Write data in R_n to memory




Multicycle Datapath: Data-processing

With immediate addressing (i.e., an immediate *Src2*), no additional changes needed for datapath



Multicycle Datapath: Data-processing

With register addressing (register *Src2*):
Read from *Rn* and *Rm*




Multicycle Datapath: B


Calculate branch target address:

$$BTA = (ExtImm) + (PC+8)$$


$ExtImm = Imm24 \ll 2$ and sign-extended



Multicycle ARM Processor




Multicycle Control




- First, discuss **Decoder**
- Then, **Conditional Logic**




Multicycle Control: Decoder



Multicycle Control: Decoder




Multicycle Control: Decoder



ALU Decoder and PC Logic same as single-cycle



Multicycle Control: Instr Decoder



$$RegSrc_0 = (Op == 10_2)$$


$$RegSrc_1 = (Op == 01_2)$$

$$ImmSrc_{1:0} = Op$$


Instruction	Op	Funct ₅	Funct ₀	RegSrc ₀	RegSrc ₁	ImmSrc _{1:0}
LDR	01	X	1	0	X	01
STR	01	X	0	0	1	01
DP immediate	00	1	X	0	X	00
DP register	00	0	X	0	0	00
B	10	X	X	1	X	10




Multicycle ARM Processor




Multicycle Control: Main FSM





Main Controller FSM: Fetch




Main Controller FSM: Decode




Main Controller FSM: Address




Main Controller FSM: Read Memory




Multicycle ARM Processor




Main Controller FSM: LDR




Main Controller FSM: STR



Main Controller FSM: Data-processing



Main Controller FSM: Data-processing



Multicycle Controller FSM

State

Fetch

Decode

MemAdr

MemRead

MemWB

MemWrite

ExecuteR

Executel

ALUWB

Branch

Datapath μ Op

Instr \leftarrow Mem[PC]; PC \leftarrow PC+4

ALUOut \leftarrow PC+4

ALUOut \leftarrow Rn + Imm

Data \leftarrow Mem[ALUOut]

Rd \leftarrow Data


Mem[ALUOut] \leftarrow Rd

ALUOut \leftarrow Rn op Rm


ALUOut \leftarrow Rn op Imm

Rd \leftarrow ALUOut

PC \leftarrow R15 + offset




Multicycle Control




- First, discuss Decoder
- **Then, Conditional Logic**




Multicycle Control: Cond. Logic



Single-Cycle Conditional Logic



Multicycle Conditional Logic



- **PCWrite** asserted in Fetch state
- **Executel/ExecuteR** state: **CondEx** asserts
ALUFlags generated
- **ALUWB** state: **Flags** updated
CondEx changes
PCWrite, **RegWrite**, and **MemWrite** don't see change till new instruction (Fetch state)



Multicycle Processor Performance

- Instructions take different number of cycles.



Multicycle Controller FSM

State

Fetch

Decode

MemAdr

MemRead

MemWB

MemWrite

ExecuteR

Executel

ALUWB

Branch

Datapath μ Op

Instr \leftarrow Mem[PC]; PC \leftarrow PC+4

ALUOut \leftarrow PC+4

ALUOut \leftarrow Rn + Imm

Data \leftarrow Mem[ALUOut]

Rd \leftarrow Data


Mem[ALUOut] \leftarrow Rd

ALUOut \leftarrow Rn op Rm

ALUOut \leftarrow Rn op Imm

Rd \leftarrow ALUOut

PC \leftarrow R15 + offset



Multicycle Processor Performance

- Instructions take different number of cycles:
 - 3 cycles:
 - 4 cycles:
 - 5 cycles:



Multicycle Processor Performance

- Instructions take different number of cycles:
 - 3 cycles: B
 - 4 cycles: DP, STR
 - 5 cycles: LDR



Multicycle Processor Performance

- Instructions take different number of cycles:
 - 3 cycles: B
 - 4 cycles: DP, STR
 - 5 cycles: LDR
- CPI is weighted average
- SPECINT2000 benchmark:
 - 25% loads
 - 10% stores
 - 13% branches
 - 52% data processing



Multicycle Processor Performance

- Instructions take different number of cycles:
 - 3 cycles: B
 - 4 cycles: DP, STR
 - 5 cycles: LDR
- CPI is weighted average
- SPECINT2000 benchmark:
 - 25% loads
 - 10% stores
 - 13% branches
 - 52% data processing

$$\text{Average CPI} = (0.13)(3) + (0.52 + 0.10)(4) + (0.25)(5) = 4.12$$



Multicycle Processor Performance

Multicycle critical path:

- Assumptions:

- RF is faster than memory
- writing memory is faster than reading memory

$$T_{c2} = t_{pcq} + 2t_{mux} + \max(t_{ALU} + t_{mux}, t_{mem}) + t_{setup}$$



Multicycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	40
Register setup	t_{setup}	50
Multiplexer	t_{mux}	25
ALU	t_{ALU}	120
Decoder	t_{dec}	70
Memory read	t_{mem}	200
Register file read	t_{RFread}	100
Register file setup	$t_{RFsetup}$	60

$$T_{c2} = ?$$



Multicycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	40
Register setup	t_{setup}	50
Multiplexer	t_{mux}	25
ALU	t_{ALU}	120
Decoder	t_{dec}	70
Memory read	t_{mem}	200
Register file read	t_{RFread}	100
Register file setup	$t_{RFsetup}$	60

$$\begin{aligned} T_{c2} &= t_{pcq} + 2t_{mux} + \max[t_{ALU} + t_{mux}, t_{mem}] + t_{setup} \\ &= [40 + 2(25) + 200 + 50] \text{ ps} = \mathbf{340 \text{ ps}} \end{aligned}$$



Multicycle Performance Example

For a program with **100 billion** instructions executing on a **multicycle** ARM processor

- **CPI** = 4.12 cycles/instruction
- **Clock cycle time:** $T_{c2} = 340$ ps

Execution Time = ?



Multicycle Performance Example

For a program with **100 billion** instructions executing on a **multicycle** ARM processor

- **CPI** = 4.12 cycles/instruction
- **Clock cycle time:** $T_{c2} = 340$ ps

$$\begin{aligned}\text{Execution Time} &= (\# \text{ instructions}) \times \text{CPI} \times T_c \\ &= (100 \times 10^9)(4.12)(340 \times 10^{-12}) \\ &= \mathbf{140 \text{ seconds}}\end{aligned}$$



Multicycle Performance Example

For a program with **100 billion** instructions executing on a **multicycle** ARM processor



- **CPI** = 4.12 cycles/instruction
- **Clock cycle time:** $T_{c2} = 340$ ps

$$\begin{aligned}\text{Execution Time} &= (\# \text{ instructions}) \times \text{CPI} \times T_c \\ &= (100 \times 10^9)(4.12)(340 \times 10^{-12}) \\ &= \mathbf{140 \text{ seconds}}\end{aligned}$$

This is **slower** than the single-cycle processor (84 sec.)



Processor Comparisons



Single Cycle

One cycle/instruction

Long clock period

Separate I and D Mem

Combinational controller

Architectural State Only

Multicycle

3-5 cycles/instruction

Shorter clock period

Unified Memory

FSM controller

Extra state

