

Lecture 20

• Single Cycle Processor Controller



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <2>



Single-Cycle ARM Processor





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <3>







Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <4>







Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <5>







Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <6>







Digital Design and Computer Architecture: ARM[®] Edition © 2015 Le

Lecture 20 <7>





 FlagW_{1:0}: Flag Write signal, asserted when ALUFlags should be saved (i.e., on instruction with S=1)



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <8>





- FlagW_{1:0}: Flag Write signal, asserted when ALUFlags should be saved (i.e., on instruction with S=1)
- ADD, SUB update all flags (NZCV)
 - AND, ORR only update **NZ** flags



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <9>





- FlagW_{1:0}: Flag Write signal, asserted when ALUFlags should be saved (i.e., on instruction with S=1)
- ADD, SUB update all flags (NZCV)
 - AND, ORR only update **NZ** flags



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <10>







Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <11>







Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <12>







Digital Design and Computer Architecture: ARM[®] Edition © 2015 Let

Lecture 20 <13>







Digital Design and Computer Architecture: ARM[®] Edition © 2015 Lect

Lecture 20 <14>



Control Unit: Main Decoder

Op	Funct ₅	Funct ₀	Туре	Branch	MemtoR	MemW	ALUSrc	ImmSrc	RegW	RegSrc	ALUOp
					eg						
00	0	Х	DP Reg	0	0	0	0	XX	1	00	1
00	1	Х	DP Imm	0	0	0	1	00	1	X0	1
01	Х	0	STR	0	Х	1	1	01	0	10	0
01	X	1	LDR	0	1	0	1	01	1	X0	0
10	X	X	В	1	0	0	1	10	0	X1	0



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <15>







Digital Design and Computer Architecture: ARM[®] Edition © 2015 Let

Lecture 20 <16>



Review: ALU

ALUControl _{1:0}	Function
00	Add
01	Subtract
10	AND
11	OR





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <17>



Review: ALU





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <18>







Digital Design and Computer Architecture: ARM[®] Edition © 2015 Lec

Lecture 20 <19>



Control Unit: ALU Decoder

ALUOp	Funct _{4:1} (<i>cmd</i>)	Funct ₀ (S)	Туре	ALUControl _{1:0}	FlagW _{1:0}
0	Х	Х	Not DP	00	00
1	0100	0	ADD	00	00
		1			11
	0010	0	SUB	01	00
		1			11
	0000	0	AND	10	00
		1			10
	1100	0	ORR	11	00
		1			10

• $FlagW_1 = 1$: NZ ($Flags_{3:2}$) should be saved

• $FlagW_0 = 1: CV (Flags_{1:0})$ should be saved









Digital Design and Computer Architecture: ARM[®] Edition © 2015 Lect

Lecture 20 <21>



Single-Cycle Control: PC Logic

PCS = 1 if PC is written by an instruction or branch (B): PCS = ((Rd == 15) & RegW) | Branch



If instruction is executed:PCSrc = PCSElsePCSrc = 0 (i.e., PC = PC + 4)



Digital Design and Computer Architecture: ARM[®] Edition © 2015 Lecture 2

Lecture 20 <22>







Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <23>



Single-Cycle Control: Cond. Logic





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <24>



Conditional Logic



Function:

- 1. Check if instruction should execute (if not, force PCSrc, RegWrite, and MemWrite to 0)
- 2. Possibly update Status Register (Flags_{3:0})



Digital Design and Computer Architecture: ARM[®] Edition © 2015



Conditional Logic



Function:

- 1. Check if instruction should execute (if not, force PCSrc, RegWrite, and MemWrite to 0)
- 2. Possibly update Status Register (Flags_{3:0})



Digital Design and Computer Architecture: ARM[®] Edition © 2015



Single-Cycle Control: Conditional Logic





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <27>



Conditional Logic: Conditional Execution



Depending on condition mnemonic ($Cond_{3:0}$) and condition flags ($Flags_{3:0}$) the instruction is executed (CondEx = 1)



Digital Design and Computer Architecture: ARM[®] Edition © 2015 Lecture 20 <28>

ELSEVIER

Conditional Logic: Conditional Execution



Depending on condition mnemonic ($Cond_{3:0}$) and condition flags ($Flags_{3:0}$) the instruction is executed (CondEx = 1)



Digital Design and Computer Architecture: ARM[®] Edition © 2015 Lecture 20 <29>



Review: Condition Mnemonics

cond	Mnemonic	Name	CondEx
0000	EQ	Equal	Ζ
0001	NE	Not equal	Z
0010	CS/HS	Carry set / unsigned higher or same	С
0011	CC/LO	Carry clear / unsigned lower	\overline{C}
0100	MI	Minus / negative	Ν
0101	PL	Plus / positive or zero	\overline{N}
0110	VS	Overflow / overflow set	V
0111	VC	No overflow / overflow clear	\overline{V}
1000	HI	Unsigned higher	$\overline{Z}C$
1001	LS	Unsigned lower or same	$Z \text{ OR } \overline{C}$
1010	GE	Signed greater than or equal	$\overline{N \oplus V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\overline{Z}(\overline{N \oplus V})$
1101	LE	Signed less than or equal	$Z \text{ OR } (N \oplus V)$
1110	AL (or none)	Always / unconditional	Ignored



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <30>



Conditional Logic: Conditional Execution





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <31>



Conditional Logic: Conditional Execution





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <32>



Conditional Logic



Function:

- 1. Check if instruction should execute (if not, force PCSrc, RegWrite, and MemWrite to 0)
- 2. Possibly update Status Register (Flags_{3:0})



Digital Design and Computer Architecture: ARM[®] Edition © 2015



Conditional Logic: Update (Set) Flags





Digital Design and Computer Architecture: ARM[®] Edition © 2015 Lecture 20 <34>

Conditional Logic: Update (Set) Flags



Recall:

- ADD, SUB update
 all Flags
- AND, OR update
 NZ only
- So Flags status register has two write enables: FlagW_{1:0}



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <35>



Review: ALU Decoder

ALUOp	Funct _{4:1}	Funct ₀	Туре	ALUControl _{1:0}	FlagW _{1:0}
	(cma)	(3)			
0	Х	Х	Not DP	00	00
1	0100	0	ADD	00	00
		1			11
	0010	0	SUB	01	00
		1			11
	0000	0	AND	10	00
		1			10
	1100	0	ORR	11	00
		1			10

• $FlagW_1 = 1$: NZ ($Flags_{3:2}$) should be saved

FlagW₀ = 1: CV (Flags_{1:0}) should be saved





Conditional Logic: Update (Set) Flags





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <37>



Conditional Logic: Update (Set) Flags



FlagW_{1:0} = 10 AND CondEx = 1 (unconditional) => FlagWrite_{1:0} = 10



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <38>



Example: ORR







Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 < 39>



Example: ORR





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <40>







Digital Design and Computer Architecture: ARM[®] Edition © 2015





No change to datapath



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <42>







Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <43>



ALUOp	Funct _{4:1} (<i>cmd</i>)	Funct ₀ (S)	Туре	ALUControl _{1:0}	FlagW _{1:0}	NoWrite
0	Х	Х	Not DP	00	00	0
1	0100	0	ADD	00	00	0
		1			11	0
	0010	0	SUB	01	00	0
		1			11	0
	0000	0	AND	10	00	0
		1			10	0
	1100	0	ORR	11	00	0
		1			10	0
	1010	1	CMP	01	11	1



Digital Design and Computer Architecture: ARM[®] Edition © 2015



Extended Functionality: Shifted Register





Digital Design and Computer Architecture: ARM[®] Edition © 2015 Lecture

Lecture 20 <45>



Extended Functionality: Shifted Register



No change to controller



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <46>



Review: Processor Performance

Program Execution Time

- = (#instructions)(cycles/instruction)(seconds/cycle)
- = # instructions x CPI x T_c



Digital Design and Computer Architecture: ARM[®] Edition © 2015



Single-Cycle Performance



T_c limited by critical path (LDR)



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <48>



Single-Cycle Performance

• Single-cycle critical path:

$$T_{c1} = t_{pcq_PC} + t_{mem} + t_{dec} + max[t_{mux} + t_{RFread}, t_{sext} + t_{mux}] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

• Typically, limiting paths are:

- memory, ALU, register file
- $T_{cl} = t_{pcq_PC} + 2t_{mem} + t_{dec} + t_{RFread} + t_{ALU} + 2t_{mux} + t_{RFsetup}$





Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	40
Register setup	<i>t</i> _{setup}	50
Multiplexer	t _{mux}	25
ALU	t _{ALU}	120
Decoder	t _{dec}	70
Memory read	t _{mem}	200
Register file read	<i>t_{RFread}</i>	100
Register file setup	<i>t_{RFsetup}</i>	60

$$T_{cl} = ?$$



Digital Design and Computer Architecture: ARM[®] Edition © 2015



Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	40
Register setup	<i>t</i> _{setup}	50
Multiplexer	t _{mux}	25
ALU	t _{ALU}	120
Decoder	$t_{\rm dec}$	70
Memory read	t _{mem}	200
Register file read	<i>t_{RF}</i> read	100
Register file setup	<i>t_{RFsetup}</i>	60

$$T_{c1} = t_{pcq_PC} + 2t_{mem} + t_{dec} + t_{RFread} + t_{ALU} + 2t_{mux} + t_{RFsetup}$$

= [40 + 2(200) + 70 + 100 + 120 + 2(25) + 60] ps
= **840 ps**



Digital Design and Computer Architecture: ARM[®] Edition © 2015



Single-Cycle Performance Example

Program with 100 billion instructions:

Execution Time = # instructions x CPI x T_C = $(100 \times 10^9)(1)(840 \times 10^{-12} \text{ s})$ = 84 seconds



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 20 <52>

