

Lecture 18

- Function Calls
- Machine Language





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <2>



Programming Building Blocks

- Data-processing Instructions
- Conditional Execution
- Branches

• High-level Constructs:

- if/else statements
- for loops
- while loops
- arrays
- function calls





Function Calls

- Caller: calling function (in this case, main)
- Callee: called function (in this case, sum)

C Code

```
void main()
{
    int y;
    y = sum(42, 7);
    ...
}
int sum(int a, int b)
{
    return (a + b);
}
```





Function Conventions

• Caller:

- passes arguments to callee
- jumps to callee





Function Conventions

• Caller:

- passes arguments to callee
- jumps to callee

• Callee:

- performs the function
- returns result to caller
- returns to point of call
- must not overwrite registers or memory needed by caller





ARM Function Conventions

Call Function: branch and link



- Return from function: move the link register to PC: MOV PC, LR
- Arguments: R0-R3
- Return value: R0





Function Calls

C Code ARM Assembly Code

int main() {	0x0000200 MAIN	BL	SIMPLE	
<pre>simple();</pre>	0x0000204	ADD	R4, R5,	R6
a = b + c; }				
<pre>void simple() { return;</pre>	0x00401020 SIMPLE	MOV	PC, LR	
}				

void means that simple doesn't return a value





Function Calls

int main() {	0x00000200 MAIN	BL	SIMPLE	
<pre>simple(); a = b + c;</pre>	0x00000204	ADD	R4, R5,	R6
<pre> void simple() { return; }</pre>	0x00401020 SIMPLE	MOV	PC, LR	
BL MOV PC, LR	branches to SIMPLE LR = PC + 4 = 0x0000020 makes PC = LR (the next instruction exect	4 uted is	s at 0x000	00200)





ARM conventions:

- Argument values: R0 R3
- Return value: R0





C Code

```
int main()
{
 int y;
 y = diffofsums(2, 3, 4, 5); // 4 arguments
}
int diffofsums(int f, int q, int h, int i)
{
  int result;
 result = (f + q) - (h + i);
                               // return value
 return result;
```





ARM Assembly Code

; R4 = vMATN . . . MOV R0, #2; argument 0 = 2MOV R1, #3; argument 1 = 3 MOV R2, #4 ; argument 2 = 4 MOV R3, #5 ; argument 3 = 5 BL DIFFOFSUMS ; call function MOV R4, R0 ; y = returned value . . . : R4 = resultDIFFOFSUMS ADD R8, R0, R1 ; R8 = f + qADD R9, R2, R3 ; R9 = h + iSUB R4, R8, R9 ; result = (f + g) - (h + i)MOV R0, R4 ; put return value in R0 MOV PC, LR ; return to caller







ARM Assembly Code

;	R4 =	= res	sult			
D	IFFOI	FSUMS	S			
	ADD	R8 ,	R0,	R1	;	R8 = f + g
	ADD	R9 ,	R2,	R3	;	R9 = h + i
	SUB	R4,	R8,	R9	;	result = $(f + g) - (h +$
	MOV	R0,	R4		;	put return value in RO
	MOV	PC,	LR		;	return to caller

- diffofsums overwrote 3 registers: R4, R8, R9
- diffofsums can use stack to temporarily store registers



Digital Design and Computer Architecture: ARM[®] Edition © 2015

i)



The Stack

- Memory used to temporarily save variables
- Like stack of dishes, last-infirst-out (LIFO) queue
- Expands: uses more memory when more space needed
- Contracts: uses less memory when the space no longer needed





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <14>



The Stack

- Grows down (from higher to lower memory addresses)
- Stack pointer: SP points to top of the stack





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <15>



How Functions use the Stack

- Called functions must have no unintended side effects
- But diffofsums overwrites 3 registers: R4, R8, R9

ARM Assembly Code





Digital Design and Computer Architecture: ARM[®] Edition © 2015 Lecture 18 <16>



Storing Register Values on the Stack

ARM Assembly Code

; R2 = result DIFFOFSUMS

SUB SP,	SP, #12	;	make space on stack for 3 registers
STR R4,	[SP, 8]	;	save R4 on stack
STR R8,	[SP, #4]	;	save R8 on stack
STR R9,	[SP]	;	save R9 on stack
ADD R8,	R0, R1	;	R8 = f + g
ADD R9,	R2, R3	;	R9 = h + i
SUB R4,	R8, R9	;	result = (f + g) - (h + i)
MOV R0,	R4	;	put return value in RO
LDR R9,	[SP]	;	restore R9 from stack
LDR R8,	[SP, #4]	;	restore R8 from stack
LDR R4,	[SP, # 8]	;	restore R4 from stack
ADD SP,	SP, #12	;	deallocate stack space
MOV PC,	LR	;	return to caller





The Stack during diffofsums Call





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <18>





Preserved Callee-Saved	Nonpreserved Caller-Saved
R4-R11	R12
R14 (LR)	R0-R3
R13 (SP)	CPSR
stack above SP	stack below SP





Storing Saved Registers only on Stack

ARM Assembly Code

;	R2 =	= res	sult		
DI	IFFOI	FSUMS	5		
	STR	R4,	[SP, #-4]!	;	save R4 on stack
	ADD	R8,	R0, R1	;	R8 = f + g
	ADD	R9,	R2, R3	;	R9 = h + i
	SUB	R4,	R8, R9	;	result = $(f + g) - (h + i)$
	MOV	R0,	R4	;	put return value in RO
	LDR	R4,	[SP], #4	;	restore R4 from stack
	MOV	PC,	LR	;	return to caller





Storing Saved Registers only on Stack

ARM Assembly Code

; R2 = result		
DIFFOFSUMS		
STR R4, [SP, #-4]!	;	save R4 on stack
ADD R8, R0, R1	;	R8 = f + g
ADD R9, R2, R3	;	R9 = h + i
SUB R4, R8, R9	;	result = (f + g) - (h + i)
MOV RO, R4	;	put return value in RO
LDR R4, [SP], #4	;	restore R4 from stack
MOV PC, LR	;	return to caller

Notice code optimization for expanding/contracting stack



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <21>



Nonleaf Function

ARM Assembly Code

- **STR LR, [SP, #-4]!** BL PROC2
 - ; store LR on stack
 - ; call another function

- • •
- LDR LR, [SP], #4 MOV PC, LR
- LDR LR, [SP], #4 ; restore LR from stack
 - ; return to caller





Nonleaf Function Example

C Code

```
int f1(int a, int b) {
  int i, x;
 x = (a + b) * (a - b);
  for (i=0; i<a; i++)
    x = x + f2(b+i);
  return x;
}
int f2(int p) {
  int r;
  r = p + 5;
  return r + p;
}
```





Nonleaf Function Example

C Code

```
int f1(int a, int b) {
  int i, x;
  x = (a + b) * (a - b);
  for (i=0; i<a; i++)
    x = x + f2(b+i);
  return x;
}
int f2(int p) {
  int r;
  r = p + 5;
  return r + p;
}
```

ARM Assembly Code

; R0=a,	, R1=	b, R	4=i,	R5=x	;	R0=p,	R4=:	r	
F1					F2	2			
PUSH	{R4,	R5	, LR	}		PUSH	{R4}		
ADD	R5,	RO	, R1			ADD	R4,	R0,	5
SUB	R12	, R0	, R1			ADD	R0,	R4,	R0
MUL	R5,	R5	, R1	2		POP	{R4}		
MOV	R4,	#0				MOV	PC,	LR	
FOR									
CMP	R4,	R0							
BGE	RET	URN							
PUSH	{R0,	R1}							
ADD	R0,	R1,	R4						
BL	F2								
ADD	R5,	R5,	RO						
POP	{R0,	R1}							
ADD	R4,	R4,	#1						
В	FOR								
RETURN									
MOV	R0,	R5							
POP	{R4,	R5,	LR}						
MOV	PC,	LR							





Nonleaf Function Example

ARM Assembly Code

;	R0=a,	R1=), R4	4=i, B	٦5=	=X			
F2	F1								
	PUSH	{R4,	R5,	, LR}	;	save regs			
	ADD	R5,	R0,	, R1	;	x = (a+b)			
	SUB	R12,	, R0,	, R1	;	temp = (a-b)			
	MUL	R5,	R5,	, R12	;	$x = x \star temp$			
	MOV	R4,	#0		;	i = 0			
FC	DR								
	CMP	R4,	R0		;	i < a?			
	BGE	RETU	JRN		;	no: exit loop			
	PUSH	{R0,	R1}		;	save regs			
	ADD	R0,	R1,	R4	;	arg is b+i			
	BL	F2			;	call f2(b+i)			
	ADD	R5,	R5,	R0	;	x = x+f2(b+i)			
	POP	{R0,	R1}		;	restore regs			
	ADD	R4,	R4,	#1	;	i++			
	В	FOR			;	repeat loop			
RE	ETURN								
	MOV	R0,	R5		;	return x			
	POP	{R4,	R5,	LR}	;	restore regs			
	MOV	PC,	LR		;	return			

; R0=p,	R4=	r			
F2					
PUSH	{R4}			;	save regs
ADD	R4,	R0,	5	;	r = p+5
ADD	R0,	R4,	RO	;	return r+p
POP	{R4}			;	restore regs
MOV	PC,	LR		;	return



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <25>



Stack during Nonleaf Function





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 < 26>



Recursive Function Call

C Code

```
int factorial(int n) {
    if (n <= 1)
        return 1;
    else
        return (n * factorial(n-1));
}</pre>
```





Recursive Function Call

ARM Assembly Code

0x94	FACTORIAL	STR	R0,	[SP,	#- 4]!
0x98		STR	LR,	[SP,	# -4]!
0x9C		CMP	R0,	#2	
0xA0		BHS	ELSI	-	
0xA4		MOV	R0,	#1	
0xA8		ADD	SP,	SP,	#8
0xAC		MOV	PC,	LR	
0 x B0	ELSE	SUB	R0,	R0,	#1
0xB4		BL	FAC	FORIA	L
0xB8		LDR	LR,	[SP]	, #4
0xBC		LDR	R1,	[SP]	, #4
0xC0		MUL	R0,	R1,	R0
0xC4		MOV	PC,	LR	

```
;store R0 on stack
;store LR on stack
;set flags with R0-2
;if (r0>=2) branch to else
; otherwise return 1
; restore SP 1
; return
; n = n - 1
; recursive call
; restore LR
; restore LR
; restore R0 (n) into R1
; R0 = n*factorial(n-1)
; return
```





Recursive Function Call

C Code

ARM Assembly Code

int factorial(int n) {	0x94 FACTORIAL	STR	R0,	[SP, #-4]!
	0x98	STR	LR,	[SP, #-4]!
if (n <= 1)	0x9C	CMP	R0,	#2
return 1;	0xA0	BHS	ELSE	<u>.</u>
	0xA4	MOV	R0,	#1
	0xA8	ADD	SP,	SP, #8
	0xAC	MOV	PC,	LR
else	0xB0 ELSE	SUB	R0,	RO, #1
return (n * factorial(n-1));	0xB4	BL	FACT	CORIAL
}	0xB8	LDR	LR,	[SP] , #4
	0xBC	LDR	R1,	[SP] , #4
	0xC0	MUL	R0,	R1, R0
	0xC4	MOV	PC,	LR





Stack during Recursive Call





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 < 30>



Function Call Summary

• Caller

- Puts arguments in R0-R3
- Saves any needed registers (LR, maybe R0-R3, R8-R12)
- Calls function: BL CALLEE
- Restores registers
- Looks for result in R0

Callee

- Saves registers that might be disturbed (R4-R7)
- Performs function
- Puts result in R0
- Restores registers
- Returns: MOV PC, LR





How to Encode Instructions?



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <32>



How to Encode Instructions?

- Design Principle 1: Regularity supports design simplicity
 - 32-bit data, 32-bit instructions
 - For design simplicity, would prefer a single instruction format but...





How to Encode Instructions?

- Design Principle 1: Regularity supports design simplicity
 - 32-bit data, 32-bit instructions
 - For design simplicity, would prefer a single instruction format but...
 - Instructions have different needs





Design Principle 4

Good design demands good compromises

- Multiple instruction formats allow flexibility
 - ADD, SUB: use 3 register operands
 - LDR, STR: use 2 register operands and a constant
- Number of instruction formats kept small
 - to adhere to design principles 1 and 3 (regularity supports design simplicity and smaller is faster)





Machine Language

- Binary representation of instructions
- Computers only understand 1's and 0's
- 32-bit instructions
 - Simplicity favors regularity: 32-bit data & instructions

• 3 instruction formats:

- Data-processing
- Memory
- Branch




Instruction Formats

- Data-processing
- Memory
- Branch





Data-processing Instruction Format

• Operands:

- **Rn**: first source register
- Src2: second source register or immediate
- *Rd*: destination register

• Control fields:

- cond: specifies conditional execution
- **op:** the operation code or opcode
- funct: the function/operation to perform

Data-processing

31:28	27:26	25:20	19:16	15:12	11:0
cond	ор	funct	Rn	Rd	Src2
4 bits	2 bits	6 bits	4 bits	4 bits	12 bits





Data-processing Control Fields

- op = 00₂ for data-processing (DP) instructions
- *funct* is composed of *cmd*, *I*-bit, and *S*-bit





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 < 39>



Data-processing Control Fields

- **op** = **00**₂ for data-processing (DP) instructions
- *funct* is composed of *cmd*, *I*-bit, and *S*-bit
 - *cmd:* specifies the specific data-processing instruction. For example,
 - cmd = 0100₂ for ADD
 - *cmd* = 0010₂ for SUB
 - I-bit
 - I = 0: Src2 is a register
 - I = 1: Src2 is an immediate
 - S-bit: 1 if sets condition flags
 - S = 0: SUB R0, R5, R7
 - S = 1: ADDS R8, R2, R4 or CMP R3, #10







Data-processing Src2 Variations

- Src2 can be:
 - Immediate
 - Register
 - Register-shifted register





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <41>



Data-processing Src2 Variations

- Src2 can be:
 - Immediate
 - Register
 - Register-shifted register







Immediate Src2

Immediate encoded as:

- *imm8*: 8-bit unsigned immediate
- rot: 4-bit rotation value
- 32-bit constant is: *imm8* ROR (*rot* × 2)







Immediate Src2

- Immediate encoded as:
 - *imm8*: 8-bit unsigned immediate
 - rot: 4-bit rotation value
- **32-bit constant is:** *imm8* **ROR** (*rot* × 2)
- **Example:** *imm8* = abcdefgh

rot	32-bit constant
0000	0000 0000 0000 0000 0000 0000 abcd efgh
0001	gh00 0000 0000 0000 0000 0000 00ab cdef
1111	0000 0000 0000 0000 0000 00ab cdef gh00





Immediate Src2

- Immediate encoded as:
 - *imm8*: 8-bit unsigned immediate
 - rot: 4-bit rotation value

ROR by X = ROL by (32-X) Ex: ROR by 30 = ROL by 2

- **32-bit constant is:** *imm8* **ROR** (*rot* × 2)
- **Example:** *imm8* = abcdefgh

rot	32-bit constant
0000	0000 0000 0000 0000 0000 0000 abcd efgh
0001	gh00 0000 0000 0000 0000 0000 00ab cdef
1111	0000 0000 0000 0000 0000 00ab cdef gh00





DP Instruction with Immediate Src2

ADD R0, R1, #42

- **cond** = 1110_2 (14) for unconditional execution
- **op** = 00₂ (0) for data-processing instructions
- *cmd* = 0100₂ (4) for ADD
- Src2 is an immediate so I = 1
- *Rd* = 0, *Rn* = 1
- *imm8* = 42, *rot* = 0

Field Values

31:28	27:26 2	25	24:21	20	19:16	15:12	11:8	7:0
1110 ₂	002 1	1	0100 ₂	0	1	0	0	42
cond	ор	I	cmd	S	Rn	Rd	shamt5	sh Rm
1110	00	1	0100	0	0001	0000	0000	00101010





DP Instruction with Immediate Src2

ADD R0, R1, #42

- **cond** = 1110_2 (14) for unconditional execution
- **op** = 00₂ (0) for data-processing instructions
- *cmd* = 0100₂ (4) for ADD
- Src2 is an immediate so I = 1
- *Rd* = 0, *Rn* = 1
- *imm8* = 42, *rot* = 0

Field Values

31:28	27:26	25	24:21	20	19:16	15:12	11:8	7:0
1110 ₂	002	1	0100 ₂	0	1	0	0	42
cond	ор	Ι	cmd	S	Rn	Rd	shamt5	sh Rm
1110	00	1	0100	0	0001	0000	0000	00101010
	•							-

0xE281002A





DP Instruction with Immediate Src2

SUB R2, R3, #0xFF0

- **cond** = 1110₂ (14) for unconditional execution
- **op** = 00₂ (0) for data-processing instructions
- *cmd* = 0010₂ (2) for SUB
- Src2 is an immediate so I=1
- *Rd* = 2, *Rn* = 3
- *imm8* = 0xFF
- *imm8* must be rotated right by 28 to produce 0xFF0, so *rot* = 14

Field Values

31:28	27:26	25	24:21	20	19:16	15:12	11:8	7:0
1110 ₂	002	1	0010 ₂	0	3	2	14	255
cond	ор		cmd	S	Rn	Rd	rot	imm8
1110	00	1	0010	0	0011	0010	1110	11111111
0xE2432EFF								



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <48>

ROR by 28 =

ROL by (32-28) = 4



- Src2 can be:
 - Immediate
 - Register
 - Register-shifted register





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <49>



- *Rm*: the second source operand
- *shamt5*: the amount Rm is shifted
- *sh*: the type of shift (i.e., >>, <<, >>>, ROR)







- *Rm*: the second source operand
- *shamt5*: the amount Rm is shifted
- *sh*: the type of shift (i.e., >>, <<, >>>, ROR)

First, consider unshifted versions of Rm (shamt5=0, sh=0)





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <51>



ADD R5, R6, R7

- **cond** = 1110₂ (14) for unconditional execution
- **op** = 00₂ (0) for data-processing instructions
- *cmd* = 0100₂ (4) for ADD
- Src2 is a register so I=0
- *Rd* = 5, *Rn* = 6, *Rm* = 7
- *shamt* = 0, *sh* = 0

Field Values

31:28	27:26 25	5 24:21	20	19:16	15:12	11:7	6:5	4	3:0
1110 ₂	002 0	01002	0	6	5	0	0	0	7
cond	op I	cmd	S	Rn	Rd	shamt5	sh		Rm
1110	00 0	0100	0	0110	0101	00000	00	0	0111

0xE0865007





- *Rm*: the second source operand
- *shamt5*: the amount Rm is shifted
- *sh*: the type of shift







Digital Design and Computer Architecture: ARM[®] Edition © 2015

Now, consider shifted versions.

Lecture 18 <53>



ORR R9, R5, R3, LSR #2

- **Operation:** R9 = R5 OR (R3 >> 2)
- **cond** = 1110₂ (14) for unconditional execution
- **op** = 00₂ (0) for data-processing instructions
- *cmd* = 1100₂ (12) for ORR
- Src2 is a register so I=0
- *Rd* = 9, *Rn* = 5, *Rm* = 3
- *shamt5* = 2, *sh* = 01₂ (LSR)







DP with Register-shifted Reg. Src2

- Src2 can be:
 - Immediate
 - Register
 - Register-shifted register



DP with Register-shifted Reg. Src2

EOR R8, R9, R10, ROR R12

- **Operation:** R8 = R9 XOR (R10 ROR R12)
- **cond** = 1110_2 (14) for unconditional execution
- **op** = 00₂ (0) for data-processing instructions

Digital Design and Computer Architecture: ARM[®] Edition © 2015

- *cmd* **= 0001**₂ (1) for EOR
- Src2 is a register so I=0
- *Rd* = 8, *Rn* = 9, *Rm* = 10, *Rs* = 12
- *sh* = 11₂ (ROR)

Data-processing





Lecture 18 < 56>

Shift Instructions Encoding

Shift Type	sh
LSL	002
LSR	012
ASR	102
ROR	112



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <57>



Shift Instructions: Immediate shamt

ROR R1, R2, #23

- **Operation:** R1 = R2 ROR 23
- **cond** = 1110₂ (14) for unconditional execution
- **op** = 00₂ (0) for data-processing instructions
- cmd = 1101₂ (13) for all shifts (LSL, LSR, ASR, and ROR)
- Src2 is an immediate-shifted register so I=0
- *Rd* = 1, *Rn* = 0, *Rm* = 2
- *shamt5* = 23, *sh* = 11₂ (ROR)

Data-processing 31:28 27:26 25 24:21 20 19:16 15:12 11:0 11:7 6:5 4 3:0 ор S Rd Src2 Register Rn shamt5 sh | 0 Rm cond cmd 00 funct I = 0

1110 00 0 1101 0 0000 0001 10111 11 0 0010 0xE1A01BE2





Shift Instructions: Immediate shamt

ROR R1, R2, #23

- **Operation:** R1 = R2 ROR 23
- **cond** = 1110_2 (14) for unconditional execution
- **op** = 00₂ (0) for data-processing instructions
- *cmd* = 1101₂ (13) for all shifts (LSL, LSR, ASR, and ROR)

11:0

Src2

I = 0

- Src2 is an immediate-shifted register so I=0
- *Rd* = 1, *Rn* = 0, *Rm* = 2
- *shamt5* = 23, *sh* = 11₂ (ROR)

15:12

Rd

Data-processing

19:16

Rn

Uses (immediateshifted) register Src2 encoding



1110 00 0 1101 0 0000 0001 10111 11 0 0010 0xE1A01BE2



31:28

cond

27:26 25

ор

00

24:21

cmd

funct

20

S

Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <59>



Shift Instructions: Register shamt

ASR R5, R6, R10

- **Operation:** R5 = R6 >>> R10_{7:0}
- **cond** = 1110_2 (14) for unconditional execution
- **op** = 00₂ (0) for data-processing instructions
- cmd = 1101₂ (13) for all shifts (LSL, LSR, ASR, and ROR)
- Src2 is a register so I=0
- *Rd* = 5, *Rn* = 0, *Rm* = 6, *Rs* = 10
- *sh* = 10₂ (ASR)

Data-processing 31:28 27:26 25 24:21 11:0 20 19:16 15:12 ор S Rd Src2 Rn cond cmd 00 funct I = 011:8 7 6:5 4 3:0 1110 00 0 1101 0 0000 0101 1010 0 10 1 0110 Rs 0 sh Rm **0xE1A05A56** Register-shifted Register





Shift Instructions: Register shamt

ASR R5, R6, R10

- **Operation:** R5 = R6 >>> R10_{7:0}
- **cond** = 1110₂ (14) for unconditional execution
- **op** = 00₂ (0) for data-processing instructions
- cmd = 1101₂ (13) for all shifts (LSL, LSR, ASR, and ROR)
- Src2 is a register so I=0

Data-processing

- *Rd* = 5, *Rn* = 0, *Rm* = 6, *Rs* = 10
- **sh** = 10₂ (ASR)

Uses registershifted register *Src2* encoding

ELSEVIE



Review: Data-processing Format

- Src2 can be:
 - Immediate
 - Register
 - Register-shifted register





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <62>



Instruction Formats

- Data-processing
- Memory
- Branch





Memory Instruction Format

Encodes: LDR, STR, LDRB, STRB

- 01_{2} *op* =
- **Rn** = base register
- *Rd* = destination (load), source (store)
- Src2 = offset
- *funct* = 6 control bits







Recall: Address = Base Address + Offset

- Example: LDR R1, [R2, #4]
 Base Address = R2, Offset = 4
 Address = (R2 + 4)
- Base address always in a register
- The offset can be:
 - an immediate
 - a register
 - or a scaled (shifted) register





Offset Examples

ARM As	sembly	Memory Address
LDR R0,	[R3, #4]	R3 + 4
LDR R0,	[R5, #-16]	R5 – 16
LDR R1,	[R6, R7]	R6 + R7
LDR R2,	[R8, -R9]	R8 – R9
LDR R3,	[R10, R11, LSL #2]	R10 + (R11 << 2)
LDR R4,	[R1, -R12, ASR #4]	R1-(R12 >>> 4)
LDR R0,	[R9]	R9





Memory Instruction Format

Encodes: LDR, STR, LDRB, STRB

- **op** = 01₂
- *Rn* = base register
- *Rd* = destination (load), source (store)
- Src2 = offset: register (optionally shifted) or immediate
- *funct* = 6 control bits







Indexing Modes

Mode	Address	Base Reg. Update
Offset	Base register ± Offset	No change
Preindex	Base register ± Offset	Base register ± Offset
Postindex	Base register	Base register ± Offset

Examples

- Offset: LDR R1, [R2, #4] ; R1 = mem[R2+4]
- **Preindex:** LDR R3, [R5, #16]! ; R3 = mem[R5+16] ; R5 = R5 + 16
- **Postindex:** LDR R8, [R1], #8 ; R8 = mem[R1]
 - ; R1 = R1 + 8



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <68>



Memory Instruction Format

• funct:

- *ī*: Immediate bar
- **P:** Preindex
- *U*: Add
- **B**: Byte
- W: Writeback
- *L*: Load

Memory







Memory Format *funct* Encodings

Type of Operation

L	B	Instruction
0	0	STR
0	1	STRB
1	0	LDR
1	1	LDRB





Memory Format *funct* Encodings

Type of Operation

L	B	Instruction
0	0	STR
0	1	STRB
1	0	LDR
1	1	LDRB

Indexing Mode

Ρ	W	Indexing Mode	
0	1	Not supported	
0	0	Postindex	
1	0	Offset	
1	1	Preindex	





Memory Format *funct* Encodings

Type of Operation

L	B	Instruction
0	0	STR
0	1	STRB
1	0	LDR
1	1	LDRB

Indexing Mode

Ρ	W	Indexing Mode	
0	1	Not supported	
0	0	Postindex	
1	0	Offset	
1	1	Preindex	

Add/Subtract Immediate/Register Offset

Value	T	U
0	Immediate offset in Src2	Subtract offset from base
1	Register offset in Src2	Add offset to base




Memory Instruction Format

Encodes: LDR, STR, LDRB, STRB

- **op** = 01₂
- *Rn* = base register
- *Rd* = destination (load), source (store)
- Src2 = offset: immediate or register (optionally shifted)
- **funct** = \overline{I} (immediate bar), *P* (preindex), *U* (add),
 - B (byte), W (writeback), L (load)







Memory Instr. with Immediate Src2

STR R11, [R5], #-26

- **Operation:** mem[R5] <= R11; R5 = R5 26
- **cond** = 1110_2 (14) for unconditional execution
- $op = 01_2$ (1) for memory instruction
- *funct* = 000000₂ (0)
 I = 0 (immediate offset), *P* = 0 (postindex),
 U = 0 (subtract), *B* = 0 (store word), *W* = 0 (postindex),
 L = 0 (store)

Field Values

31:28	27:26	25:20	19:16	15:12	11:0
1110 ₂	012	00000002	5	11	26
cond	ор	ĪPUBWL	Rn	Rd	imm12
1110	01	000000	0101	1011	0000,0001,1010
E		4 0	5	В	0 1 A



Digital Design and Computer Architecture: ARM $^{ extsf{e}}$ Edition $ilde{ extsf{C}}$ 2015



Memory Instr. with Register Src2

LDR R3, [R4, R5]

- **Operation:** R3 <= mem[R4 + R5]
- **cond** = 1110_2 (14) for unconditional execution
- $op = 01_2$ (1) for memory instruction
- *funct* = 111001₂ (57)
 Ī = 1 (register offset), *P* = 1 (offset indexing),
 U = 1 (add), *B* = 0 (load word), *W* = 0 (offset indexing),
 L = 1 (load)
- **Rd** = 3, **Rn** = 4, **Rm** = 5 (*shamt5* = 0, *sh* = 0)

1110 01 111001 0100 0011 00000 00 0 0101 = **0xE7943005**



ELSEVIE

Memory Instr. with Scaled Reg. Src2

STR R9, [R1, R3, LSL #2]

- **Operation:** mem[R1 + (R3 << 2)] <= R9
- **cond** = 1110₂ (14) for unconditional execution
- $op = 01_2$ (1) for memory instruction
- *funct* = 111000₂ (0)
 I = 1 (register offset), *P* = 1 (offset indexing),
 U = 1 (add), *B* = 0 (store word), *W* = 0 (offset indexing),
 L = 0 (store)
- *Rd* = 9, *Rn* = 1, *Rm* = 3, *shamt* = 2, *sh* = 00₂ (LSL)
- 1110 01 111000 0001 1001 00010 00 0 0011 = **0xE7819103**

ELSEVIE



Review: Memory Instruction Format

Encodes: LDR, STR, LDRB, STRB

- **op** = 01₂
- *Rn* = base register
- *Rd* = destination (load), source (store)
- Src2 = offset: register (optionally shifted) or immediate
- *funct* = \overline{I} (immediate bar), *P* (preindex), *U* (add),
 - B (byte), W (writeback), L (load)







Instruction Formats

- Data-processing
- Memory
- Branch





Branch Instruction Format

Encodes ${\tt B} \text{ and } {\tt BL}$

- **op** = 10_2
- imm24: 24-bit immediate
- *funct* = 1L₂: *L* = 1 for BL, *L* = 0 for B

Branch







Encoding Branch Target Address

- Branch Target Address (BTA): Next PC when branch taken
- BTA is relative to current PC + 8
- *imm24* encodes BTA
- *imm24* = # of words BTA is away from PC+8





Branch Instruction: Example 1

ARM assembly code

$0 \times A0$		BLT	THE	RE		← PC
0xA4		ADD	R0,	R1,	R2	
0xA8		SUB	R0,	R0,	R9	← PC+8
0xAC		ADD	SP,	SP,	#8	
0xB0		MOV	PC,	LR		
0xB4	THERE	SUB	R0,	R0,	#1	← BTA
0xB8		BL	TESI	Г		

- PC = 0xA0
- PC + 8 = 0xA8
- THERE label is 3 instructions past PC+8
- So, *imm24* = 3

Field Values

	23:0	25:24	27:26	31:28
	3	10 ₂	10 ₂	1011 ₂
	imm24	func	ор	cond
OxB	0000 0000 0000 0000 0000 0011	10	10	1011



Digital Design and Computer Architecture: ARM[®] Edition © 2015



A000003

Branch Instruction: Example 2

ARM assembly code

0x8040	TEST	LDRB	R5,	[R0 ,	R3] - BTA
0x8044		STRB	R5,	[R1,	R3]
0x8048		ADD	R3,	R3,	#1
0x8044		MOV	PC,	LR	
0x8050		BL	TES	Г	← PC
0x8054		LDR	R3,	[R1]	, #4
0x8058		SUB	R4,	R3,	#9 ← PC+8

- PC = 0x8050
- PC + 8 = 0x8058
- TEST label is 6 instructions before PC+8
- So, *imm24* = -6

Field Values

31:28	27:26	25:24	23:0	
1110 ₂	10 ₂	11 ₂	-6	
cond	op	funo	ct imm24	_
1110	10	11	1111 1111 1111 1111 1111 1010	OxEBFFFFA





Review: Instruction Formats





Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <83>



Conditional Execution

Encode in cond bits of machine instruction

For example,

R3 (<i>cond</i> = 0000	R3	R2,	R1,	ANDEQ
#0xF (<i>cond</i> = 0100	#0xF	R5,	R4,	ORRMI
R8 (<i>cond</i> = 1011	R8	R3,	R9,	SUBLT





Review: Condition Mnemonics

cond	Mnemonic	Name	CondEx
0000	EQ	Equal	Ζ
0001	NE	Not equal	Z
0010	CS/HS	Carry set / unsigned higher or same	С
0011	CC/LO	Carry clear / unsigned lower	\overline{C}
0100	MI	Minus / negative	Ν
0101	PL	Plus / positive or zero	\overline{N}
0110	VS	Overflow / overflow set	V
0111	VC	No overflow / overflow clear	\overline{V}
1000	HI	Unsigned higher	$\overline{Z}C$
1001	LS	Unsigned lower or same	$Z \text{ OR } \overline{C}$
1010	GE	Signed greater than or equal	$\overline{N \oplus V}$
1011	LT	Signed less than	$N \oplus V$
1100	GT	Signed greater than	$\overline{Z}(\overline{N \oplus V})$
1101	LE	Signed less than or equal	$Z \text{ OR } (N \oplus V)$
1110	AL (or none)	Always / unconditional	Ignored



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <85>



Conditional Execution: Machine Code

Assembly Code

31:28 11:7 27:26 25 24:21 19:16 15:12 6:5 4 3:0 SUBS R1, R2, R3 $\mathbf{0}$ ADDEQ R4, R5, R6 ANDHS R7, R5, R6 $\mathbf{0}$ ORRMI R8, R5, R6 $\mathbf{0}$ EORLT R9, R5, R6 cmd S rd shamt5 sh cond op l rn rm

Machine Code

Field Values

_	3:0	4	6:5	11:7	15:12	19:16	20	24:21	25	27:26	31:28
(0xE0421003)	0011	0	00	00000	0001	0010	0	0010	0	00	1110
(0x00854006)	0110	0	00	00000	0100	0101	0	0100	0	00	0000
(0x20057006)	0110	0	00	00000	0111	0101	0	0000	0	00	0010
(0x41858006)	0110	0	00	00000	1000	0101	0	1100	0	00	0100
(0xB0259006)	0110	0	00	00000	1001	0101	0	0001	0	00	1011
-	rm		sh	shamt5	rd	rn	S	cmd	I	ор	cond



Digital Design and Computer Architecture: ARM[®] Edition © 2015 Lecture 18 <86>



Interpreting Machine Code

• Start with op: tells how to parse rest

- op = 00 (Data-processing)
- **op** = 01 (Memory)
- *op* = 10 (Branch)
- I-bit: tells how to parse Src2

• Data-processing instructions:

If *I*-bit is 0, bit 4 determines if *Src2* is a register (bit 4 = 0) or a register-shifted register (bit 4 = 1)

• Memory instructions:

Examine *funct* bits for indexing mode, instruction, and add or subtract offset



Digital Design and Computer Architecture: ARM $^{ extsf{e}}$ Edition $ilde{ extsf{C}}$ 2015

Lecture 18 <87>



0xE0475001



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <88>



0xE0475001

• **Start with** *op***:** 00₂, so data-processing instruction





0xE0475001

- **Start with** *op***:** 00₂, so data-processing instruction
- *I*-bit: 0, so *Src2* is a register
- **bit 4:** 0, so *Src2* is a register (optionally shifted by *shamt5*)







0xE0475001

- **Start with** *op***:** 00₂, so data-processing instruction
- *I*-bit: 0, so *Src2* is a register
- **bit 4:** 0, so *Src2* is a register (optionally shifted by *shamt5*)
- *cmd*: 0010₂ (2), so SUB
- Rn=7, Rd=5, Rm=1, *shamt5* = 0, *sh* = 0
- So, instruction is: SUB R5, R7, R1







0xE5949010





0xE5949010

- **Start with** *op***:** 01₂, so memory instruction
- *funct*: *B*=0, *L*=1, so LDR; *P*=1, *W*=0, so offset indexing;
 I=0, so immediate offset, *U*=1, so add offset
- **Rn**=4, **Rd**=9, *imm12* = 16
- So, instruction is: LDR R9, [R4, #16]







Addressing Modes

How do we address operands?

- Register
- Immediate
- Base
- PC-Relative





Addressing Modes

How do we address operands?

- Register Only
- Immediate
- Base
- PC-Relative





Register Addressing

- Source and destination operands found in registers
- Used by data-processing instructions
- Three submodes:
 - -Register-only
 - –Immediate-shifted register
 - Register-shifted register





Register Addressing Examples

Register-only

Example: ADD R0, R2, R7

Immediate-shifted register

Example: ORR R5, R1, R3, LSL #1

Register-shifted register

Example: SUB R12, R9, R0, ASR R1



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 < 97>



Addressing Modes

How do we address operands?

- Register Only
- Immediate
- Base
- PC-Relative





Immediate Addressing

- Operands found in registers and immediates
 Example: ADD R9, R1, #14
- Uses data-processing format with *I*=1
 - Immediate is encoded as
 - 8-bit immediate (imm8)
 - 4-bit rotation (*rot*)
 - 32-bit immediate = imm8 ROR (rot x 2)





Addressing Modes

How do we address operands?

- Register Only
- Immediate
- Base
- PC-Relative





Base Addressing

- Address of operand is: base register + offset
- Offset can be a:
 - -12-bit Immediate
 - Register
 - -Immediate-shifted Register





Base Addressing Examples

Immediate offset

Example: LDR R0, [R8, #-11]
(R0 = mem[R8 - 11])

Register offset

Example: LDR R1, [R7, R9]
(R1 = mem[R7 + R9])

• Immediate-shifted register offset

Example: STR R5, [R3, R2, LSL #4] (R5 = mem[R3 + (R2 << 4)])



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <102>



Addressing Modes

How do we address operands?

- Register Only
- Immediate
- Base
- PC-Relative





PC-Relative Addressing

- Used for branches
- Branch instruction format:
 - Operands are PC and a signed 24-bit immediate (*imm24*)
 - Changes the PC
 - New PC is relative to the old PC
 - *imm24* indicates the number of words away from PC+8
- PC = (PC+8) + (SignExtended(*imm24*) x 4)





Power of the Stored Program

- 32-bit instructions & data stored in memory
- Sequence of instructions: only difference between two applications
- To run a new program:
 - No rewiring required
 - Simply store new program in memory
- Program Execution:
 - Processor *fetches* (reads) instructions from memory in sequence
 - Processor performs the specified operation





The Stored Program

A	Assem	Machine Code	
MOV	R1,	#100	0xE3A01064
MOV	R2,	#69	0xE3A02045
ADD	R3,	R1, R2	0xE2813002
STR	R3,	[R1]	0xE5913000

Stored Program



Program Counter (PC): keeps track of current instruction



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <106>





How to implement the ARM Instruction Set Architecture in Hardware

Microarchitecture



Digital Design and Computer Architecture: ARM[®] Edition © 2015

Lecture 18 <107>

