



## Lecture 1

- Logic Gates
- Verilog
- Logic Levels
- CMOS Transistors
- Power Consumption
- Datasheets







# Logic Gates

- Perform logic functions:
  - inversion (NOT), AND, OR, NAND, NOR, etc.
- Single-input:
  - NOT gate, buffer
- Two-input:
  - AND, OR, XOR, NAND, NOR, XNOR
- Multiple-input




Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015



**ELSEVIE** 

# Single-Input Logic Gates






Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <4>



## **Two-Input Logic Gates**






Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <5>




# More Two-Input Logic Gates



 $Y = A \oplus B$ 

Α	В	Y
0	0	
0	1	
1	0	
1	1	





 $\cap$ 

0

1 1 В


0

1

0


1

Y




NOR





 $\begin{array}{c} XNOR \\ A \\ B \end{array} \bigcirc -Y \end{array}$ 






Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <6>



# Multiple-Input Logic Gates



• Multi-input XOR: Odd parity (true if odd number of inputs are true)





# SystemVerilog Description

```
not g1(y1, a);
and g2(y2, a, b);
or g3(y3, a, b, c);
nand g4(y4, b, c);
xor g5(y5, a, c);
endmodule
```



Multi-input XOR: Odd parity

Digital Design and Computer Architecture: ARM  $^{\mbox{\tiny B}}$  Edition  $\mbox{\large C}$  2015

Lecture 1 <8>



# Logic Levels

- Discrete voltages represent 1 and 0
- For example:
  - 0 = ground (GND) or 0 volts
  - $-1 = V_{DD}$  or 5 volts
- What about 4.99 volts? Is that a 0 or a 1?
- What about 3.2 volts?





# Logic Levels


- *Range* of voltages for 1 and 0
- Different ranges for inputs and outputs to allow for *noise*






# What is Noise?

- Anything that degrades the signal
  - E.g., resistance, power supply noise, coupling to neighboring wires, etc.
- Example: a gate (driver) outputs 5 V but, because of resistance in a long wire, receiver gets 4.5 V







# The Static Discipline


 With logically valid inputs, every circuit element must produce logically valid outputs

• Use limited ranges of voltages to represent discrete values





# Noise Margins






Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015


Lecture 1 <13>




# Noise Margins







## **DC Transfer Characteristics**






Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <15>



## **DC Transfer Characteristics**





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015


Lecture 1 <16>



# $V_{DD}$ Scaling

- In 1970's and 1980's,  $V_{DD} = 5 V$
- V<sub>DD</sub> has dropped
  - Avoid frying tiny transistors
  - Save power
- 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, 1.0 V, ...
  - Be careful connecting chips with different supply voltages






# $V_{DD}$ Scaling

- In 1970's and 1980's,  $V_{DD} = 5 V$
- V<sub>DD</sub> has dropped
  - Avoid frying tiny transistors
  - Save power
- 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, 1.0 V, ...
  - Be careful connecting chips with different supply voltages

#### Chips operate because they contain magic smoke

Proof: if the magic smoke is let out, the chip stops working





# Logic Family Examples

Logic Family	V <sub>DD</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>OL</sub>	V <sub>OH</sub>
TTL	5 (4.75 - 5.25)	0.8	2.0	0.4	2.4
CMOS	5 (4.5 - 6)	1.35	3.15	0.33	3.84
LVTTL	3.3 (3 - 3.6)	0.8	2.0	0.4	2.4
LVCMOS	3.3 (3 - 3.6)	0.9	1.8	0.36	2.7




Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <19>




# Transistors

- Logic gates built from transistors
- 3-ported voltage-controlled switch
  - 2 ports connected depending on voltage of 3rd
  - d and s are connected (ON) when g is 1








# Robert Noyce, 1927-1990


- Nicknamed "Mayor of Silicon Valley"
- Cofounded Fairchild Semiconductor in 1957
- Cofounded Intel in 1968
- Co-invented the integrated circuit






Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <21>



# Silicon


- Transistors built from silicon, a semiconductor
- Pure silicon is a poor conductor (no free charges)
- Doped silicon is a good conductor (free charges)
  - n-type (free negative charges, electrons)
  - p-type (free positive charges, holes)






Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <22>



# MOS Transistors

- Metal oxide silicon (MOS) transistors:
  - Polysilicon (used to be metal) gate
  - Oxide (silicon dioxide) insulator
  - Doped silicon






# Transistors: nMOS

#### Gate = 0

# **OFF** (no connection between source and drain)

#### Gate = 1

**ON** (channel between source and drain)






## Transistors: pMOS


#### pMOS transistor is opposite

- ON when Gate = 0
- OFF when Gate = 1





## **Transistor Function**






Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <26>




# **Transistor Function**


- nMOS: pass good 0's, so connect source to GND
- **pMOS:** pass good 1's, so connect source to  $V_{DD}$








## CMOS Gates: NOT Gate






Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015


Lecture 1 <28>



## CMOS Gates: NAND Gate

#### NAND





A	B	<b>P1</b>	<b>P2</b>	N1	N2	Y
0	0					
0	1					
1	0					
1	1					




Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <29>



## CMOS Gate Structure







## NOR3 Gate

#### How do you build a three-input NOR gate?





## AND2 Gate

#### How do you build a two-input AND gate?




Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <32>




## **Transmission Gates**

- nMOS pass 1's poorly
- pMOS pass 0's poorly
- Transmission gate is a better switch
   passes both 0 and 1 well
- When *EN* = 1, the switch is ON:
  - -EN = 0 and A is connected to B
- When *EN* = 0, the switch is OFF:
  - A is not connected to B








# Gordon Moore, 1929-

- Cofounded Intel in 1968 with Robert Noyce.
- Moore's Law: number of transistors on a computer chip doubles every year (observed in 1965)
- Since 1975, transistor counts have doubled every two years.






Lecture 1 <34>



# Moore's Law



*"If the automobile had followed the same development cycle as the computer, a Rolls-Royce would today cost \$100, get one million miles to the gallon, and explode once a year . . ." (Robert Cringely, Infoworld)* 

– Robert Crinalev



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015 Lecture 1 <35>



## **Power Consumption**

#### **Power = Energy consumed per unit time**

- Dynamic power consumption
- Static power consumption






# **Dynamic Power Consumption**

- Power to charge transistor gate capacitances
  - Energy required to charge a capacitance, C, to  $V_{DD}$  is  $CV_{DD}^2$
  - Circuit running at frequency *f*: transistors switch (from 1 to 0 or vice versa) at that frequency
  - Capacitor is charged *f*/2 times per second (discharging from 1 to 0 is free)
- Dynamic power consumption:

$$P_{dynamic} = \frac{1}{2}CV_{DD}^{2}f$$






### Static Power Consumption

- Power consumed when no gates are switching
- Caused by the *quiescent supply current*, *I*<sub>DD</sub>
   (also called the *leakage current*)
- Static power consumption:

$$P_{static} = I_{DD}V_{DD}$$






# Power Consumption Example


- Estimate the power consumption of a mobile phone running Angry Birds
  - $-V_{DD} = 0.8 \text{ V}$
  - *C* = 5 nF
  - -f = 2 GHz
  - $I_{DD} = 10 \text{ mA}$
  - $P = \frac{1}{2}CV_{DD}^{2}f + I_{DD}V_{DD}$ =  $\frac{1}{2}(5 \text{ nF})(0.8 \text{ V})^{2}(2 \text{ GHz}) + (10 \text{ mA})(0.8 \text{ V})$ = (3.2 + 0.008) W ≈ 3.2 W





- Datasheets are a contract between the manufactuer and the user.
- 74LS04 has six NOT gates
- Pinout
  - Input A, output Y
  - Also hook up VCC and GND
- 74-series are logic gates
- LS: Low power Shottky
- **HC: High speed CMOS**

### 04: six NOT gates





DUCTION DATA information is current as of publication d lucits conform to specifications per the terms of Texas instrume dard warranty. Production processing does not necessarily incl ng of all parameters.

TEXAS INSTRUMENTS copyright © 2004, Texas Instruments Incorporated n products compliant to MIL-PRF-38535, all parameters are tested tiess otherwise noted. On all other products, production occessing does not necessarily include testing of all parameters.



Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <40>



- Chips are available in plastic or ceramic packages with different temperature ratings.
- Dual Inline Package (DIP)
- Small Outline IC (SOIC)
- Small Outline Package (SOP)



280-pin QFP

86-pin TSOP

.005 ,,,,,,,,,,,,,,,,,,,,,,,

40-pin DIF


SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

TA	PAG	KAGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
		Tube	SN7404N	SN7404N		
	PDIP – N	Tube	SN74LS04N	SN74LS04N		
		Tube	SN74S04N	SN74S04N		
		Tube	SN7404D	=		
		Tape and reel	SN7404DR	7404		
		Tube	SN74LS04D	1.004		
0°C to 70°C	SOIC - D	Tape and reel	SN74LS04DR	LS04		
		Tube	SN74S04D			
		Tape and reel	SN74S04DR	S04		
	SOP - NS	Tape and reel	SN7404NSR	SN7404		
		Tape and reel	SN74LS04NSR	74LS04		
		Tape and reel	SN74S04NSR	74S04		
	SSOP - DB	Tape and reel	SN74LS04DBR	LS04		
		Tube	SN5404J	SN5404J		
		Tube	SNJ5404J	SNJ5404J		
	0.010	Tube	SN54LS04J	SN54LS04J		
	CDIP – J	Tube	SN54S04J	SN54S04J		
		Tube	SNJ54LS04J	SNJ54LS04J		
-55°C to 125°C		Tube	SNJ54S04J	SNJ54S04J		
		Tube	SNJ5404W	SNJ5404W		
	CFP – W	Tube	SNJ54LS04W	SNJ54LS04W		
		Tube	SNJ54S04W	SNJ54S04W		
		Tube	SNJ54LS04FK	SNJ54LS04FK		
	LCCC – FK	Tube	SNJ54S04FK	SNJ54S04FK		

wings, standard pa is, thermai data, symboliza are available at www.ti.com/sc/package

FUNCTION TABLE

(each ir	verter)
INPUT A H L	OUTPUT Y
н	L
L	н





84-pin PGA

560-pin BGA

Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

296-pin PGA

Lecture 1 <41>

TEXAS


INSTRUMENTS POST OFFICE BOX 655303 


DALLAS. TEXAS 7526

- Six NOT gates
- Input A, output Y


SN5404, SN54LS04, SN54S04 SN7404, SN74LS04, SN74S04
HEX INVERTERS
SDI S020C - DECEMBER 1083 - REVISED JANI JARY 200







- Internal structure
  - Not too important for you.
  - NPN transistor at middle and resistors above and below comprise the inverter
  - NPN transistors on right form an output stage for driving more current



POST OFFICE BOX 655503 • DALLAS, TEXAS 75265





Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <43>

- **Absolute Maximums specify when** the chip will catch on fire or suffer permanent damage. It is not guaranteed to function correctly near these levels. Don't use for design purposes.
- **Recommended Operating Conditions say how it should be** used.
- Different vendors have different names for conditions
  - Use some common sense to interpret

### SN5404, SN54LS04, SN54S0 SN7404, SN74LS04, SN74S04 HEX INVERTERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)		5.5 V
Package thermal impedance, θ <sub>JA</sub> (see Note 2):	: D package DB package	86°C/W
	N package	80°C/W
Storage temperature range, Tstg		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1 Voltage values are with respect to network ground terminal

The package thermal impedance is calculated in accordance with JESD 51-

### recommended operating conditions (see Note 3)

		SN5404			SN7404		UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage	4.5	5	5.5	4.75	5	5.25	V
High-level input voltage	2			2			V
Low-level input voltage			0.8			0.8	V
High-level output current			-0.4			-0.4	mA
Low-level output current			16			16	mA
Operating free-air temperature	-55		125	0		70	°C
	High-level input voltage Low-level input voltage High-level output current Low-level output current	Supply voltage         4.5           High-level Input voltage         2           Low-level Input voltage         1           Low-level output current         1           Low-level output current         1           Operating free-air temperature         -55	Supply voltage         4.5         5           High-level input voltage         2         2           Low-level input voltage         1         1           High-level output current         2         2           Low-level output current         2         2           Operating free-air temperature         -55         5	Supply voltage         4.5         5         5.5           High-level input voltage         2         2           Low-level input voltage         0.8         3           High-level output current         -0.4         -0.4           Operating free-air temperature         -55         125	Supply voltage         4.5         5         5.5         4.75           High-level input voltage         2         2         2           Low-level input voltage         0.8         1         1         0.4           High-level output current         -0.4         1         1         1         1           Operating free-air temperature         -55         125         0         0         1	Supply voltage         4.5         5         5.5         4.75         5           High-level input voltage         2         2         2         2           Unadvest input voltage         0.8         1         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         1         0.4         1         0         1         1         0         1	Supply voltage         4.5         5         5.5         4.75         5         5.25           High-level input voltage         2

Implications of Slow or Floating CMOS Inputs, literature number SCBA004

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN5404			SN7404			
PARAMETER		TEST CONDITION	DNS+	MIN	TYP§	MAX	MIN	TYP§	MAX	UNIT	
VIK	VCC = MIN,	lj = - 12 mA				-1.5			-1.5	V	
VOH	V <sub>CC</sub> = MIN,	V <sub>IL</sub> = 0.8 V,	I <sub>OH</sub> = -0.4 mA	2.4	3.4		2.4	3.4		V	
VOL	V <sub>CC</sub> = MIN,	VIH = 2 V,	IOL = 16 mA		0.2	0.4		0.2	0.4	V	
4	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA	
IН	VCC = MAX,	VI = 2.4 V				40			40	μA	
ΙL	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V				-1.6			-1.6	mA	
los¶	V <sub>CC</sub> = MAX			-20		-55	-18		-55	mA	
ICCH	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0 V			6	12		6	12	mA	
ICCL	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 4.5 V			18	33		18	33	mA	

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions § All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. ¶ Not more than one output should be shorted at a time







Lecture 1 < 44 >

- Note 74LS vs. 74
- Supply voltage (V<sub>cc</sub>)
- Logic levels (V<sub>IH</sub>, V<sub>IL</sub>, V<sub>OH</sub>, V<sub>OL</sub>)
- Currents
  - Output (I<sub>OH</sub>, I<sub>OL</sub>, I<sub>OS</sub>)
  - Input  $(I_{I}, I_{H}, I_{L})$
  - Supply (I<sub>CCH</sub>, I<sub>CCL</sub>)
- Propagation Delay (t<sub>PLH</sub>, t<sub>PHL</sub>)

### SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			SN5404 SN7404		UNIT
	(INPOT)	(001P01)			MIN	TYP	MAX	
<sup>t</sup> PLH		v	D 400.0	0 45 -5		12	22	
tPHL	A	т	R <sub>L</sub> = 400 Ω,	C <sub>L</sub> = 15 pF		8	15	ns

### recommended operating conditions (see Note 3)

		SN54LS04 SN74LS04			4			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-0.4			-0.4	mA
IOL	Low-level output current			4			8	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS		S	SN54LS04		S				
PARAMETER		TEST CONDITI	ONST	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT	
VIK	V <sub>CC</sub> = MIN,	I <sub>I</sub> = – 18 mA				-1.5			-1.5	V	
VOH	VCC = MIN,	VIL = MAX,	IOH = -0.4 mA	2.5	3.4		2.7	3.4		V	
	Vcc = MIN,		I <sub>OL</sub> = 4 mA		0.25	0.4			0.4	v	
VOL	VCC = MIN,	V <sub>IH</sub> = 2 V	IOL = 8 mA					0.25	0.5	v	
Ц	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V				0.1			0.1	mA	
Чн	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V				20			20	μΑ	
ΙL	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V				-0.4			-0.4	mA	
I <sub>OS</sub> §	ACC = WVX			-20		-100	-20		-100	mA	
ICCH	VCC = MAX,	VI = 0 V			1.2	2.4		1.2	2.4	mA	
ICCL	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 4.5 V			3.6	6.6		3.6	6.6	mA	


<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. <sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

### switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			154LS04		UNIT
	(INPOT)	(001P01)			MIN	TYP	MAX	
tPLH .		v	D. Alko	0.45-5		9	15	
tPHL	A	т	$R_L = 2 k\Omega$ , $C_L = 15 pF$			10	15	ns








Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <45>

- Mechanical data important when you are designing a printed circuit board.
- Make sure the pins fit your board!




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

 $\Delta$  The 20 pin end lead shoulder width is a vendor option, either half or full width.





MECHANICAL DATA




Digital Design and Computer Architecture: ARM<sup>®</sup> Edition © 2015

Lecture 1 <46>

# Example: Fanout


# What is the maximum fanout for a 74LS04 NOT gate?



Solution:

Maximum current into a 74LS04 is  $I_{IL} = 0.4$  mA. Output voltage  $V_{OL}$  is guaranteed at  $I_{OL} = 8$  mA Hence, maximum fanout is  $I_{OL} / I_{IL} = 20$ .





# Example: Power Consumption

One 74LS04 NOT gate drives 20 identical gates.  $V_{cc}$  = 5V. What is the power consumption of the entire system if the input to the first gate switches at 1 MHz?

### **Static Power:**

Each gate draws  $I_{CC} = (I_{CCL} + I_{CCH})/2 = (6.6 + 2.4 \text{ mA})/2 = 4.5 \text{ mA}$  $I_{static} = (21 \text{ gates})(4.5 \text{ mA/gate}) = 94.5 \text{ mA}$  $P_{static} = 94.5 \text{ mA} * 5 \text{ V} = 472.5 \text{ mW}$ 

### **Dynamic Power**

C<sub>in</sub> is not specified. Assume 15 pF/gate \* 20 gates = 300 pF. P = CV<sub>DD</sub>2f = (300x10-12)(52)(1x106) = 7.5 mW

$$P_{total} = P_{static} + P_{dynamic} = 480 \text{ mW}$$

### TTL power is primarily static



