

Chapter 2 :: Combinational Logic Design

Digital Design and Computer Architecture

David Money Harris and Sarah L. Harris

Copyright © 2007 Elsevier


2-<1>



Introduction

A logic circuit is composed of:

- Inputs
- Outputs
- Functional specification
- Timing specification



Copyright © 2007 Elsevier

2-<3>



Chapter 2 :: Topics

- Introduction
- Boolean Equations
- Boolean Algebra
- From Logic to Gates
- Multilevel Combinational Logic
- X's and Z's, Oh My
- Karnaugh Maps
- Combinational Building Blocks
- Timing


Copyright © 2007 Elsevier

2-<2>



Circuits

- Nodes
 - Inputs: A, B, C
 - Outputs: Y, Z
 - Internal: $n1$
- Circuit elements
 - $E1, E2, E3$
 - Each circuit element is a circuit




Copyright © 2007 Elsevier

2-<4>



Types of Logic Circuits

- Combinational Logic
 - Memoryless
 - Outputs determined by current values of inputs
- Sequential Logic
 - Has memory
 - Outputs determined by previous and current values of inputs




Copyright © 2007 Elsevier

2-<5>



Rules of Combinational Composition

- Every circuit element is itself combinational
- Every node of the circuit is either designated as an input to the circuit or connects to exactly one output terminal of a circuit element
- The circuit contains no cyclic paths: every path through the circuit visits each circuit node at most once
- Example:



Copyright © 2007 Elsevier


2-<6>



Boolean Equations

- Functional specification of outputs in terms of inputs
- Example:

$$\begin{aligned} S &= F(A, B, C_{in}) \\ C_{out} &= F(A, B, C_{in}) \end{aligned}$$



$$\begin{aligned} S &= A \oplus B \oplus C_{in} \\ C_{out} &= AB + AC_{in} + BC_{in} \end{aligned}$$

Copyright © 2007 Elsevier

2-<7>



Some Definitions

- Complement: variable with a bar over it
 $\bar{A}, \bar{B}, \bar{C}$
- Literal: variable or its complement
 $A, \bar{A}, B, \bar{B}, C, \bar{C}$
- Implicant: product of literals
 $ABC, \bar{A}\bar{C}, BC$
- Minterm: product that includes all input variables
 $ABC, \bar{A}\bar{B}\bar{C}, ABC$
- Maxterm: sum that includes all input variables
 $(A+\bar{B}+C), (\bar{A}+\bar{B}+\bar{C}), (\bar{A}+B+C)$

Copyright © 2007 Elsevier

2-<8>



Sum-of-Products (SOP) Form

- All Boolean equations can be written in SOP form
- Each row in a truth table has a minterm
- A minterm is a product (AND) of literals
- Each minterm is TRUE for that row (and only that row)
- The function is formed by ORing the minterms for which the output is TRUE
- Thus, a sum (OR) of products (AND terms)

A	B	Y	minterm
0	0	0	$\bar{A} \bar{B}$
0	1	1	$\bar{A} B$
1	0	0	$A \bar{B}$
1	1	1	$A B$

Copyright © 2007 Elsevier

$$Y = F(A, B) =$$

2-<9>



Boolean Equations Example

- You are going to the cafeteria for lunch
 - You won't eat lunch (\bar{E})
 - If it's not open (\bar{O}) or
 - If they only serve corndogs (C)
- Write a truth table for determining if you will eat lunch (E).

O	C	E
0	0	
0	1	
1	0	
1	1	

$E =$



Copyright © 2007 Elsevier

2-<10>

Boolean Algebra

- Set of axioms and theorems to simplify Boolean equations
- Like regular algebra, but in some cases simpler because variables can have only two values (1 or 0)
- Axioms and theorems obey the principles of duality:
 - ANDs and ORs interchanged, 0's and 1's interchanged

Copyright © 2007 Elsevier

2-<11>



Boolean Axioms

Axiom	Dual	Name
A1 $B = 0$ if $B \neq 1$	$A1' \quad B = 1$ if $B \neq 0$	Binary field
A2 $\bar{0} = 1$	$A2' \quad \bar{T} = 0$	NOT
A3 $0 \bullet 0 = 0$	$A3' \quad 1 + 1 = 1$	AND/OR
A4 $1 \bullet 1 = 1$	$A4' \quad 0 + 0 = 0$	AND/OR
A5 $0 \bullet 1 = 1 \bullet 0 = 0$	$A5' \quad 1 + 0 = 0 + 1 = 1$	AND/OR



Copyright © 2007 Elsevier

2-<12>



T1: Identity Theorem

- $B \cdot 1 = B$
- $B + 0 = B$





Copyright © 2007 Elsevier

2-<13>



T3: Idempotency Theorem

- $B \cdot B = B$
- $B + B = B$




Copyright © 2007 Elsevier

2-<14>



T4: Identity Theorem

- $\overline{\overline{B}} = B$




Copyright © 2007 Elsevier

2-<15>



T5: Complement Theorem

- $B \cdot \overline{B} = 0$
- $B + \overline{B} = 1$



Copyright © 2007 Elsevier

2-<16>



Boolean Theorems: Summary

Theorem	Dual	Name
T1 $B \bullet 1 = B$	$T1' B + 0 = B$	Identity
T2 $B \bullet 0 = 0$	$T2' B + 1 = 1$	Null Element
T3 $B \bullet B = B$	$T3' B + B = B$	Idempotency
T4	$\bar{\bar{B}} = B$	Involution
T5 $B \bullet \bar{B} = 0$	$T5' B + \bar{B} = 1$	Complements

Copyright © 2007 Elsevier

2-<17>



Boolean Theorems of Several Variables

Theorem	Dual	Name
T6 $B \bullet C = C \bullet B$	$T6' B + C = C + B$	Commutativity
T7 $(B \bullet C) \bullet D = B \bullet (C \bullet D)$	$T7' (B + C) + D = B + (C + D)$	Associativity
T8 $(B \bullet C) + B \bullet D = B \bullet (C + D)$	$T8' (B + C) \bullet (B + D) = B + (C \bullet D)$	Distributivity
T9 $B \bullet (B + C) = B$	$T9' B + (B \bullet C) = B$	Covering
T10 $(B \bullet C) + (B \bullet \bar{C}) = B$	$T10' (B + C) \bullet (B + \bar{C}) = B$	Combining
T11 $(B \bullet C) + (\bar{B} \bullet D) + (C \bullet D) = B \bullet C + \bar{B} \bullet D$	$T11' (B + C) \bullet (\bar{B} + D) \bullet (C + D) = (B + C) \bullet (\bar{B} + D)$	Consensus
T12 $\bar{B_0} \bullet B_1 \bullet B_2 \dots = (\bar{B_0} + \bar{B_1} + \bar{B_2} \dots)$	$T12' \bar{B_0} + B_1 + B_2 \dots = (\bar{B_0} \bullet B_1 \bullet B_2)$	De Morgan's Theorem

Copyright © 2007 Elsevier

2-<18>



Simplifying Boolean Expressions: Example 1

- $$Y = \bar{A}B + AB$$

Copyright © 2007 Elsevier

2-<19>



Simplifying Boolean Expressions: Example 2

- $$Y = A(AB + ABC)$$


Copyright © 2007 Elsevier

2-<20>




DeMorgan's Theorem

- $$Y = \overline{AB} = \overline{A} + \overline{B}$$



- $$Y = \overline{A + B} = \overline{A} \cdot \overline{B}$$



Copyright © 2007 Elsevier

2-<21>



Bubble Pushing

- Backward:

- Body changes
- Adds bubbles to inputs



- Forward:

- Body changes
- Adds bubble to output




Copyright © 2007 Elsevier

2-<22>



Bubble Pushing

- What is the Boolean expression for this circuit?



$$Y =$$


Copyright © 2007 Elsevier

2-<23>



Bubble Pushing Rules

- Begin at the output of the circuit and work toward the inputs.
- Push any bubbles on the final output back toward the inputs.
- Draw each gate in a form so that bubbles cancel.




Copyright © 2007 Elsevier

2-<24>



Bubble Pushing Example




Copyright © 2007 Elsevier

2-<25>



From Logic to Gates

- Two-level logic: ANDs followed by ORs
- Example: $Y = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$



Copyright © 2007 Elsevier

2-<26>



Circuit Schematics with Style

- Inputs on the left (or top)
- Outputs are on right (or bottom)
- Gates flow from left to right
- Straight wires are best


Copyright © 2007 Elsevier

2-<27>



Circuit Schematic Rules (cont.)

- Wires always connect at a T junction
- A dot where wires cross indicates a connection between the wires
- Wires crossing *without* a dot make no connection




Copyright © 2007 Elsevier

2-<28>



Multiple Output Circuits

- Output asserted corresponding to most significant TRUE input



A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	1	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	1	0
1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1
1	0	1	0	0	1	0	0
1	1	0	0	1	0	0	0
1	1	0	1	0	1	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0
1	1	1	1	1	0	0	0


Copyright © 2007 Elsevier

2-<29>



Priority Circuit Hardware

A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	1	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	0	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0



Copyright © 2007 Elsevier

2-<30>



Don't Cares

A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	0	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	0	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0

Copyright © 2007 Elsevier

2-<31>



A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	0	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	0	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0


Copyright © 2007 Elsevier

2-<32>



Contention: X

- Contention: circuit tries to drive the output to 1 and 0
 - Actual value may be somewhere in between
 - Could be a legal 0, a legal 1, or in the forbidden zone
 - Might change with voltage, temperature, time, noise
 - Often causes excessive power dissipation




- Contention usually indicates a bug.
 - Fix it unless you are sure you know what you are doing.
- Warning: X is used for “don’t care” and contention - look at the context to tell them apart

Floating: Z

- Floating, high impedance, open, high Z
- Floating output might be 0, 1, or somewhere in between
 - A voltmeter won't indicate whether a node is floating

Tristate Buffer



E	A	Y
0	0	Z
0	1	Z
1	0	0
1	1	1


Copyright © 2007 Elsevier

2-<33>

ELSEVIER

Tristate Busses

- Floating nodes are used in tristate busses
 - Many different drivers
 - Exactly one is active at any time



Copyright © 2007 Elsevier

2-<34>

ELSEVIER

Karnaugh Maps (K-Maps)

- Boolean expressions can be minimized by combining terms
- K-maps minimize equations graphically
- $PA + \overline{P}\overline{A} = P$

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

		AB	00	01	11	10
		C	0	1	0	0
A	B	Y	00	01	11	10
		$\bar{A}\bar{B}C$	$\bar{A}B\bar{C}$	$A\bar{B}C$	$A\bar{B}\bar{C}$	
A	B	$\bar{A}BC$	$\bar{A}B\bar{C}$	ABC	$A\bar{B}C$	
		1	1	0	0	0

Copyright © 2007 Elsevier

2-<35>

ELSEVIER

K-map

- Circle 1's in adjacent squares
- In the Boolean expression, include only the literals whose true and complement form are *not* in the circle

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Copyright © 2007 Elsevier

$$Y = \overline{AB}$$

2-<36>

ELSEVIER


3-input K-map

	AB	00	01	11	10
C	$\bar{A}B\bar{C}$	$\bar{A}\bar{B}\bar{C}$	$A\bar{B}\bar{C}$	$A\bar{B}C$	ABC
0	$\bar{A}B\bar{C}$	$\bar{A}\bar{B}\bar{C}$	$A\bar{B}\bar{C}$	$A\bar{B}C$	ABC
1	$\bar{A}\bar{B}C$	$\bar{A}B\bar{C}$	ABC	$A\bar{B}C$	$\bar{A}\bar{B}C$

Truth Table

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

$Y =$



ELSEVIER

K-map Rules

- Every 1 in a K-map must be circled at least once
- Each circle must span a power of 2 (i.e. 1, 2, 4) squares in each direction
- Each circle must be as large as possible
- A circle may wrap around the edges of the K-map
- A “don’t care” (X) is circled only if it helps minimize the equation

Copyright © 2007 Elsevier

2-<39>



K-map Definitions

- Complement: variable with a bar over it
 $\bar{A}, \bar{B}, \bar{C}$
- Literal: variable or its complement
 $A, \bar{A}, B, \bar{B}, C, \bar{C}$
- Implicant: product of literals
 $ABC, \bar{A}C, BC$
- **Prime implicant:** implicant corresponding to the largest circle in a K-map


Copyright © 2007 Elsevier

2-<38>



4-input K-map

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0
1	1	1	1	1




Copyright © 2007 Elsevier

2-<40>



K-maps with Don't Cares

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	X
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X
1	1	1	1	X



Copyright © 2007 Elsevier

2-<41>



Combinational Building Blocks

- Multiplexers
- Decoders

Copyright © 2007 Elsevier


2-<42>



Multiplexer (Mux)

- Selects between one of N inputs to connect to the output
- $\log_2 N$ -bit select input – control input
- **Example:**

2:1 Mux




Copyright © 2007 Elsevier

2-<43>




Multiplexer Implementations

- **Logic gates**
 - Sum-of-products form
- **Tristates**
 - For an N -input mux, use N tristates
 - Turn on exactly one to select the appropriate input



$$Y = D_0 \bar{S} + D_1 S$$




Copyright © 2007 Elsevier

2-<44>



Logic using Multiplexers

- Using the mux as a lookup table




Copyright © 2007 Elsevier

2-<45>



Logic using Multiplexers

- Reducing the size of the mux




Copyright © 2007 Elsevier

2-<46>



Decoders

- N inputs, 2^N outputs
- One-hot outputs: only one output HIGH at once




A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Copyright © 2007 Elsevier

2-<47>



Decoder Implementation




Copyright © 2007 Elsevier

2-<48>



Logic using Decoders

- OR minterms




Copyright © 2007 Elsevier

2-<49>



Timing

- Delay between input change and output changing
- How to build fast circuits?




Copyright © 2007 Elsevier

2-<50>



Propagation & Contamination Delay

- **Propagation delay:** t_{pd} = max delay from input to output
- **Contamination delay:** t_{cd} = min delay from input to output



Copyright © 2007 Elsevier

2-<51>



Propagation & Contamination Delay


- Delay is caused by
 - Capacitance and resistance in a circuit
 - Speed of light limitation
- Reasons why t_{pd} and t_{cd} may be different:
 - Different rising and falling delays
 - Multiple inputs and outputs, some of which are faster than others
 - Circuits slow down when hot and speed up when cold

Copyright © 2007 Elsevier

2-<52>



Critical (Long) and Short Paths



Critical (Long) Path: $t_{pd} = 2t_{pd_AND} + t_{pd_OR}$

Short Path: $t_{cd} = t_{cd_AND}$

Copyright © 2007 Elsevier

2-<53>



Glitches

- When a single input change causes multiple output changes


Copyright © 2007 Elsevier

2-<54>



Glitch Example

- What happens when $A = 0, C = 1, B$ falls?



	AB	00	01	11	10
C	0	1	0	0	0
	0	1	1	1	0



$Y = \bar{A}\bar{B} + BC$

Copyright © 2007 Elsevier

2-<55>



Glitch Example (cont.)



Copyright © 2007 Elsevier


2-<56>



Fixing the Glitch

	AB	00	01	11	10
C	0	1	0	0	0
	1	1	1	1	0

$$Y = \bar{A}\bar{B} + BC + \bar{A}C$$



Copyright © 2007 Elsevier

2-<57>



Why Understand Glitches?

- Glitches don't cause problems because of **synchronous design** conventions (which we'll talk about in Chapter 3)
- But it's important to **recognize** a glitch when you see one in simulations or on an oscilloscope
- Can't get rid of all glitches – simultaneous transitions on multiple inputs can also cause glitches

2-<58>

