









Ripple-Carry Adder

- Chain 1-bit adders together
- Carry ripples through entire chain
- Disadvantage: slow











Carry-Lookahead Adder Delay

• The delay of an *N*-bit carry-lookahead adder with *k*-bit blocks is:

 $t_{CLA} = t_{pg} + t_{pg_block} + (N/k - 1)t_{AND_OR} + kt_{FA}$

where

- t_{pg} is the delay of the column generate and propagate gates
- $t_{pg \text{ block}}$ is the delay of the block generate and propagate gates
- $t_{\rm AND,OR}$ is the delay from $C_{\rm in}$ to $C_{\rm out}$ of the final AND/OR gate in the $k{\rm -bit}$ CLA block
- The delay of an *N*-bit carry-lookahead adder is generally much faster than a ripple-carry adder for N > 16

Copyright © 2007 Elsevier



Prefix Adder

- Computes generate and propagate signals for all of the columns to perform addition even faster.
- Computes *G* and *P* for 2-bit blocks, then 4-bit blocks, then 8-bit blocks, etc. until the generate and propagate signals are known for each column.
- Thus, the prefix adder has $\log_2 N$ stages.
- The strategy is to compute the carry in (*C*_{*i*-1}) for each of the columns as fast as possible and then to compute the sum:

 $S_i = (A_i \oplus B_i) \oplus C_{i-1}$

Copyright © 2007 Elsevier



Prefix Adder

- A carry is generated by being either generated in a column or propagated from a previous column.
- Define column -1 to hold C_{in} , so

```
G_{-1} = C_{\rm in}, P_{-1} = 0
```

• Then,

```
C_{i-1} = G_{i-1:-1}
```

because there will be a carry out of column i-1 if the block spanning columns i-1 through -1 generates a carry.

• Thus, we can rewrite the sum equation as:

```
S_i = (A_i \oplus B_i) \oplus G_{i-1:-1} = P_i \oplus G_{i-1:-1}
```

• Goal:

```
- Quickly compute G_{0:-1}, G_{1:-1}, G_{2:-1}, G_{3:-1}, G_{4:-1}, G_{5:-1}, \dots
```

Copyright © 2007 Elsevier



Prefix Adder The generate and propagate signals for a block spanning bits *i*:*j* are: G_{*i*:*j*} = G_{*i*:*k*} + P_{*i*:*k*} G_{*k*-1:*j*} P_{*i*:*j*} = P_{*i*:*k*} P_{*k*-1:*j*} In words, these prefixes describe that: A block will generate a carry if the upper part (*i*:*k*) generates a carry or of the upper part propagates a carry generated in the lower part (*k*-1:*j*) A block will propagate a carry if both the upper and lower parts propagate the carry.





Adder Delay Comparisons

Copyright © 2007 Elsevier

• Compare the delay of 32-bit ripple-carry, carry-lookahead, and prefix adders. The carry-lookahead adder has 4-bit blocks. Assume that each two-input gate delay is 100 ps and the full adder delay is 300 ps.

















Shifters

- Logical shifter: shifts value to left or right and fills empty spaces with 0's
 - Ex: 11001 >> 2 =
 - Ex: 11001 << 2 =
- Arithmetic shifter: same as logical shifter, but on right shift, fills empty spaces with the old most significant bit (msb).
 - Ex: 11001 >>> 2 =
 - Ex: 11001 <<< 2 =
- **Rotator:** rotates bits in a circle, such that bits shifted off one end are shifted into the other end
 - Ex: 11001 ROR 2 =

```
– Ex: 11001 ROL 2 =
```

Copyright © 2007 Elsevier





7



















Floating-Point Numbers

• We represent floating-point numbers using 32 bits: 1 sign bit, 8 exponent bits, and the remaining 23 bits for the mantissa.

1 bit	8 bits	23 bits
Sign	Exponent	Mantissa

- **Example:** represent the value 228₁₀ using a 32-bit floating point representation.
- The following slides show three versions of floating-point representation for 228_{10} .
- The final version is called the **IEEE 754 floating-point standard**.

```
Copyright © 2007 Elsevier
```


Floating-Point Addition

- 1. Extract exponent and fraction bits
- 2. Prepend leading 1 to form mantissa
- 3. Compare exponents
- 4. Shift smaller mantissa if necessary
- 5. Add mantissas
- 6. Normalize mantissa and adjust exponent if necessary
- 7. Round result
- 8. Assemble exponent and fraction back into floating-point format

```
Copyright © 2007 Elsevie
```


Counters

- Increments on each clock edge.
- Used to cycle through numbers. For example, - 000, 001, 010, 011, 100, 101, 111, 000, 001...
- Counters are used in many digital systems, for example:
 - Digital clock displays
 - Program counter: used in computers to keep track of the current instruction that is executing

Shift Register with Parallel Load

- When *Load* = 1, acts as a normal *N*-bit register
- When Load = 0, acts as a shift register
- Now can act as a *serial-to-parallel converter* (S_{in} to $Q_{0:N-1}$) or a *parallel-to-serial converter* ($D_{0:N-1}$ to S_{out})

Memory Arrays Memory arrays efficiently store large amounts of data. Three common types of memory arrays: Dynamic random access memory (DRAM) Static random access memory (SRAM) Static random access memory (SRAM) Read only memory (ROM) An *M*-bit data value can be read or written at each unique *N*-bit address. Address Address Memory Array Mathematical Array

Memory Array: Example

- The memory array below is a $2^2 \times 3$ -bit array.
- The word size is 3-bits.
- For example, the 3-bit word stored at address 10 is 100.

RAM

- Random access memory
 - Volatile: loses its data when the power is turned off
 - Can be read and written quickly
 - Main memory in your computer is RAM (specifically, DRAM)
 - Historically called *random* access memory because any data word can be accessed as easily as any other (in contrast to sequential access memories such as a tape recorder).

Types of Memory

- Read only memory (ROM)
 - Nonvolatile: retains its data when power is turned off
 - Can be read quickly, but writing is impossible or slow
 - Flash memory in cameras, thumb drives, and digital cameras are all ROMs
 - Historically called *read only* memory because ROMs were written at manufacturing time or by burning fuses.
 Once ROM was configured, it could not be written again. This is no longer the case for Flash.

```
Copyright © 2007 Elsevier
```


Types of RAM

Copyright © 2007 Elsevier

- The two main types of RAM are:
 - Dynamic random access memory (DRAM)
 - Static random access memory (SRAM)
- They differ in how they store data:
 - DRAM uses a capacitor
 - SRAM uses cross-coupled inverters

Convright © 2007	Elsevier	
Sopyright @ 2007	EISEVIEI	

DRAM

- Data bits are stored on a capacitor.
- DRAM is called *dynamic* because the value needs to be refreshed (rewritten) periodically and after being read because:
 - Charge leakage from the capacitor degrades the value

FPGA Design Flow

- A CAD tool (such as Xilinx Project Navigator) is used to design and implement a digital system.
- The user enters the design using schematic entry or an HDL.
- The user **simulates** the design.
- A synthesis tool converts the code into hardware and maps it onto the FPGA.
- The user uses the CAD tool to **download the configuration** onto the FPGA
- This configures the CLBs and the connections between them and the IOBs.

