



Introduction

Copyright © 2007 Elsevie

- Outputs of sequential logic depend on current *and* prior input values.
- Sequential logic thus has memory.
- Some definitions:
 - State: all the information about a circuit necessary to explain its future behavior
 - Latches and flip-flops: state elements that store one bit of state
 - Synchronous sequential circuits: combinational logic followed by a bank of flip-flops



Sequential Circuits

- give sequence to events
- have memory (short-term)
- use feedback from output to input to store information

1

Copyright © 2007 Elsevier

State Elements

- The state of a circuit influences its future behavior
- State elements store state
 - Bistable circuit
 - SR Latch
 - D Latch

Copyright © 2007 Elsevier

– D Flip-flop

3-<5>	ELSEVIER
-------	----------

Bistable Circuit

- Fundamental building block of other state elements
- Two outputs: Q, \overline{Q}
- No inputs































Sequential Logic Sequential circuits: all circuits that aren't combinational A problematic circuit: X Y Y Z 0 1 2 3 4 5 6 7 8 time (ns) This circuit has no inputs and 1-3 outputs















Curren	it State	Inp	outs	Next	t State		
S_1	S_0	T_A	T_B	S_1	<i>S</i> ⁷ ₀	State	Encoding
0	0	0	X			SO	00
0	0	1	X			~	0.0
0	1	Х	Х			SI	01
1	0	Х	0			S2	10
1	0	Х	1			S 3	11
1	1	Х	X			~-	

F٩		utout	Tab	le					
		atpat	140						
1	Curren	t State		Out	outs				
	S_1	S_0	L_{A1}	L_{A0}	L_{B1}	L_{B0}	Output	Encodin	ng
	0	0					green	00	
	0	1					yellow	01	
	1	0					red	10	
	1	1					lou	10	
								1	a Car
Сору	right © 2007 Else	evier						3-<39>	EVIER















1	Curi	rent S	State	Inputs	Ne	xt S	tate		
ŀ	S_2	S_1	S_0	A	S'_2	<i>S</i> ′ ₁	<i>S</i> ′ ₀	State	Encoding
_	0	0	0	1				So	000
F	0	0	1	0				50	000
	0	0	1	1				S1	001
	0	1	0	0				S2	010
L	0	1	0	1				S 3	011
L	0	1	1	0					
	0	1	1	1				S4	100
	1	0	0	0					
	1	0	0	1					1

Moore	FSM	Outp	ut Ta	ble		
	Cu	rrent Sta	ate	Output		
	S_2	S_1	S_0	Y		
	0	0	0			
	0	0	1			
	0	1	0			
	0	1	1			
	1	0	0			
Copyright © 2007 El	sevier				3-<50>	S-SA ELSE



















- Identify the inputs and outputs
- Sketch a state transition diagram
- Write a state transition table
- Select state encodings
- For a Moore machine:
 - Rewrite the state transition table with the selected state encodings
 - Write the output table
- For a Mealy machine:

Copyright © 2007 Elsevier

- Rewrite the combined state transition and output table with the selected state encodings
- Write Boolean equations for the next state and output logic
- Sketch the circuit schematic

3-<61>	SEV
--------	-----

Timing

Copyright © 2007 Elsevie

- Flip-flop samples *D* at clock edge
- *D* must be stable when it is sampled
- Similar to a photograph, *D* must be stable around the clock edge
- If *D* is changing when it is sampled, metastability can occur

Input Timing Constraints

- Setup time: *t*_{setup} = time *before* the clock edge that data must be stable (i.e. not changing)
- Hold time: *t*_{hold} = time *after* the clock edge that data must be stable
- Aperture time: t_a = time around clock edge that data must be stable ($t_a = t_{setup} + t_{hold}$)



Output Timing Constraints

- Propagation delay: t_{pcq} = time after clock edge that the output Q is guaranteed to be stable (i.e., to stop changing)
- Contamination delay: t_{ccq} = time after clock edge that Q might be unstable (i.e., start changing)



Dynamic Discipline

Copyright © 2007 Elsevier

- The input to a synchronous sequential circuit must be stable during the aperture (setup and hold) time around the clock edge.
- Specifically, the input must be stable
 - at least t_{setup} before the clock edge
 - at least until t_{hold} after the clock edge



Dynamic Discipline

• The delay between registers has a minimum and maximum delay, dependent on the delays of the circuit elements



















Metastability

- Intuitively:
 - $T_0/T_{\rm c}$ describes the probability that the input changes at a bad time, i.e., during the aperture time

 $P(t_{res} > t) = (T_0/T_c) e^{-t/\tau}$

 $-\tau$ is a time constant indicating how fast the flip-flop moves away from the metastable state; it is related to the delay through the cross-coupled gates in the flip-flop

$$\mathbf{P}(t_{\rm res} > t) = (T_0/T_c) \, \mathrm{e}^{-t/\tau}$$

• In short, if a flip-flop samples a metastable input, if you wait long enough (*t*), the output will have resolved to 1 or 0 with high probability.

Copyright © 2007 Elsevier













Parallelism **Parallelism Example** • Ben Bitdiddle is baking cookies to celebrate the installation of • Some definitions: his traffic light controller. It takes 5 minutes to roll the cookies - Token: A group of inputs processed to produce a group of outputs and 15 minutes to bake them. After finishing one batch he - Latency: Time for one token to pass from start to end immediately starts the next batch. What is the latency and - Throughput: The number of tokens that can be produced per unit time throughput if Ben doesn't use parallelism? • Parallelism increases throughput. • Two types of parallelism: Latency = 5 + 15 = 20 minutes = 1/3 hour - Spatial parallelism · duplicate hardware performs multiple tasks at once Throughput = 1 tray / 1/3 hour = 3 trays/hour Temporal parallelism · task is broken into multiple stages · also called pipelining · for example, an assembly line Copyright © 2007 Elsevier Copyright © 2007 Elsevier





