

## Chapter 2 :: Combinational Logic Design

*Digital Design and Computer Architecture*

David Money Harris and Sarah L. Harris

Copyright © 2007 Elsevier

2-<1>



## Chapter 2 :: Topics

- **Introduction**
- **Boolean Equations**
- **Boolean Algebra**
- **From Logic to Gates**
- **Multilevel Combinational Logic**
- **X's and Z's, Oh My**
- **Karnaugh Maps**
- **Combinational Building Blocks**
- **Timing**

Copyright © 2007 Elsevier


2-<2>



## Introduction

A logic circuit is composed of:

- Inputs
- Outputs
- Functional specification
- Timing specification




Copyright © 2007 Elsevier

2-<3>



## Circuits

- Nodes
  - Inputs:  $A, B, C$
  - Outputs:  $Y, Z$
  - Internal:  $n1$
- Circuit elements
  - $E1, E2, E3$
  - Each a circuit




Copyright © 2007 Elsevier

2-<4>



## Types of Logic Circuits

- **Combinational Logic**
  - Memoryless
  - Outputs determined by current values of inputs
- **Sequential Logic**
  - Has memory
  - Outputs determined by previous and current values of inputs




Copyright © 2007 Elsevier

2-<5>



## Rules of Combinational Composition

- Every circuit element is itself combinational
- Every node of the circuit is either designated as an input to the circuit or connects to exactly one output terminal of a circuit element
- The circuit contains no cyclic paths: every path through the circuit visits each circuit node at most once
- **Example:**



Copyright © 2007 Elsevier

2-<6>




## Boolean Equations

- Functional specification of outputs in terms of inputs
- **Example:**

$$S = F(A, B, C_{in})$$

$$C_{out} = F(A, B, C_{in})$$



$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + AC_{in} + BC_{in}$$

Copyright © 2007 Elsevier

2-<7>



## Sum-of-Products (SOP) Form

- All Boolean equations can be written in SOP form
- Each row in a truth table has a minterm
- A minterm is a product (AND) of literals
- Each minterm is TRUE for that row (and only that row)
- The function is formed by ORing the minterms for which the output is TRUE
- Thus, a sum (OR) of products (AND terms)

A	B	Y	minterm
0	0	0	$\bar{A} \bar{B}$
0	1	1	$\bar{A} B$
1	0	0	$A \bar{B}$
1	1	1	$A B$

$$Y = F(A, B) =$$

Copyright © 2007 Elsevier

2-<8>



## Product-of-Sums (POS) Form

- All Boolean equations can be written in POS form
- Each row in a truth table has a maxterm
- A maxterm is a sum (OR) of literals
- Each maxterm is FALSE for that row (and only that row)
- The function is formed by ANDing the maxterms for which the output is FALSE
- Thus, a product (AND) of sums (OR terms)

A	B	Y	maxterm
0	0	0	$A + B$
0	1	1	$A + \bar{B}$
1	0	0	$\bar{A} + B$
1	1	1	$\bar{A} + \bar{B}$

$$Y = F(A, B) = (A + B)(\bar{A} + B)$$

Copyright © 2007 Elsevier

2-<11>



## Boolean Equations Example

- You are going to the cafeteria for lunch
  - You won't eat lunch ( $\bar{E}$ )
  - If it's not open ( $\bar{O}$ ) or
  - If they only serve corn dogs (C)
- Write a truth table for determining if you will eat lunch (E).

O	C	E
0	0	
0	1	
1	0	
1	1	

Copyright © 2007 Elsevier

2-<12>



## SOP & POS Form

- SOP – sum-of-products

O	C	E	minterm
0	0	0	$\bar{O} \bar{C}$
0	1	0	$\bar{O} C$
1	0	1	$O \bar{C}$
1	1	0	$O C$

$$Y = \bar{O} \bar{C}$$

- POS – product-of-sums

O	C	E	maxterm
0	0	0	$O + C$
0	1	0	$O + \bar{C}$
1	0	1	$\bar{O} + C$
1	1	0	$\bar{O} + \bar{C}$

$$Y = (O + C)(O + \bar{C})(\bar{O} + \bar{C})$$

Copyright © 2007 Elsevier

2-<14>



## Boolean Algebra

- Set of axioms and theorems to simplify Boolean equations
- Like regular algebra, but in some cases simpler because variables can have only two values (1 or 0)
- Axioms and theorems obey the principles of duality:
  - ANDs and ORs interchanged, 0's and 1's interchanged

Copyright © 2007 Elsevier

2-<15>



## Boolean Axioms

Axiom	Dual	Name
A1 $B = 0$ if $B \neq 1$	A1' $B = 1$ if $B \neq 0$	Binary field
A2 $\bar{0} = 1$	A2' $\bar{1} = 0$	NOT
A3 $0 \cdot 0 = 0$	A3' $1 + 1 = 1$	AND/OR
A4 $1 \cdot 1 = 1$	A4' $0 + 0 = 0$	AND/OR
A5 $0 \cdot 1 = 1 \cdot 0 = 0$	A5' $1 + 0 = 0 + 1 = 1$	AND/OR

Theorem	Dual	Name
T1 $B \cdot 1 = B$	T1' $B + 0 = B$	Identity
T2 $B \cdot 0 = 0$	T2' $B + 1 = 1$	Null Element
T3 $B \cdot B = B$	T3' $B + B = B$	Idempotency
T4 $\bar{\bar{B}} = B$		Involution
T5 $B \cdot \bar{B} = 0$	T5' $B + \bar{B} = 1$	Complements

Copyright © 2007 Elsevier

2-<16>



## T1: Identity Theorem

- $B \cdot 1 =$
- $B + 0 =$

Copyright © 2007 Elsevier

2-<17>



## T2: Null Element Theorem

- $B \cdot 0 =$
- $B + 1 =$

Copyright © 2007 Elsevier

2-<19>



## T3: Idempotency Theorem

- $B \cdot B =$
- $B + B =$

Copyright © 2007 Elsevier

2-<21>



## T4: Identity Theorem

- $\overline{\overline{B}} =$

Copyright © 2007 Elsevier

2-<23>



## T5: Complement Theorem

- $B \cdot \overline{B} =$
- $B + \overline{B} =$

Copyright © 2007 Elsevier

2-<25>



## Boolean Theorems: Summary

Theorem	Dual	Name
T1 $B \cdot 1 = B$	T1' $B + 0 = B$	Identity
T2 $B \cdot 0 = 0$	T2' $B + 1 = 1$	Null Element
T3 $B \cdot B = B$	T3' $B + B = B$	Idempotency
T4 $\overline{\overline{B}} = B$		Involution
T5 $B \cdot \overline{B} = 0$	T5' $B + \overline{B} = 1$	Complements

Copyright © 2007 Elsevier

2-<27>



## Boolean Theorems of Several Variables

Theorem	Dual	Name
T6 $B \cdot C = C \cdot B$	T6' $B + C = C + B$	Commutativity
T7 $(B \cdot C) \cdot D = B \cdot (C \cdot D)$	T7' $(B + C) + D = B + (C + D)$	Associativity
T8 $(B \cdot C) + B \cdot D = B \cdot (C + D)$	T8' $(B + C) \cdot (B + D) = B + (C \cdot D)$	Distributivity
T9 $B \cdot (B + C) = B$	T9' $B + (B \cdot C) = B$	Covering
T10 $(B \cdot C) + (B \cdot \overline{C}) = B$	T10' $(B + C) \cdot (B + \overline{C}) = B$	Combining
T11 $(B \cdot C) + (\overline{B} \cdot D) + (C \cdot D) = B \cdot C + \overline{B} \cdot D$	T11' $(B + C) \cdot (\overline{B} + D) \cdot (C + D) = (B + C) \cdot (\overline{B} + D)$	Consensus
T12 $\overline{B_0 \cdot B_1 \cdot B_2 \dots} = (\overline{B_0} + \overline{B_1} + \overline{B_2} \dots)$	T12' $\overline{B_0 + B_1 + B_2 \dots} = (\overline{B_0} \cdot \overline{B_1} \cdot \overline{B_2} \dots)$	De Morgan's Theorem

Copyright © 2007 Elsevier

2-<28>



## Simplifying Boolean Expressions: Example 1

- $Y = \overline{A}B + AB$

Copyright © 2007 Elsevier

2-<29>



## Simplifying Boolean Expressions: Example 2

- $Y = A(AB + ABC)$


Copyright © 2007 Elsevier

2-<31>



## DeMorgan's Theorem

- $Y = \overline{AB} = \overline{A} + \overline{B}$



- $Y = \overline{\overline{A} + \overline{B}} = \overline{A} \cdot \overline{B}$



Copyright © 2007 Elsevier

2-<33>



## Bubble Pushing

- Pushing bubbles backward (from the output) or forward (from the inputs) changes the body of the gate from AND to OR or vice versa.
- Pushing a bubble from the output back to the inputs puts bubbles on all gate inputs.



- Pushing bubbles on *all* gate inputs forward toward the output puts a bubble on the output and changes the gate body.




Copyright © 2007 Elsevier

2-<34>



## Bubble Pushing

- What is the Boolean expression for this circuit?




Copyright © 2007 Elsevier

2-<35>



## Bubble Pushing Rules

- Begin at the output of the circuit and work toward the inputs.
- Push any bubbles on the final output back toward the inputs.
- Draw each gate in a form so that bubbles cancel.




Copyright © 2007 Elsevier

2-<37>



## Bubble Pushing Example




Copyright © 2007 Elsevier

2-<38>



## From Logic to Gates

- Two-level logic: ANDs followed by ORs
- Example:  $Y = \overline{A}BC + A\overline{B}C + ABC$



Copyright © 2007 Elsevier

2-<42>



## Circuit Schematics with Style

- Inputs are on the left (or top) side of a schematic
- Outputs are on the right (or bottom) side of a schematic
- Whenever possible, gates should flow from left to right
- Straight wires are better to use than wires with multiple corners


Copyright © 2007 Elsevier

2-<43>



## Circuit Schematic Rules (cont.)

- Wires always connect at a T junction
- A dot where wires cross indicates a connection between the wires
- Wires crossing *without* a dot make no connection




Copyright © 2007 Elsevier

2-<44>



## Multiple Output Circuits

- Output asserted corresponding to most significant TRUE input



$A_3$	$A_2$	$A_1$	$A_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1
1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	1
1	1	0	0	1	1	0	0
1	1	0	1	1	1	0	1
1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1


Copyright © 2007 Elsevier

2-<45>



## Priority Encoder Hardware

$A_3$	$A_2$	$A_1$	$A_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1
1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	1
1	1	0	0	1	1	0	0
1	1	0	1	1	1	0	1
1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1



Copyright © 2007 Elsevier

2-<47>





## Don't Cares

$A_3$	$A_2$	$A_1$	$A_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0

$A_3$	$A_2$	$A_1$	$A_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	X	0	0	1	0
0	1	X	X	0	1	0	0
1	X	X	X	1	0	0	0


Copyright © 2007 Elsevier

2-<48>



## Contention: X

- Contention: circuit tries to drive the output to 1 and 0
  - Actual value may be somewhere in between
  - Could be a legal 0, a legal 1, or in the forbidden zone
  - Might change with voltage, temperature, time, noise
  - Often causes excessive power dissipation



- Contention usually indicates a bug.
  - Fix it unless you are sure you know what you are doing.
- Warning: X is used for "don't care" and contention
  - Note the same thing
  - Look at the context to tell them apart

Copyright © 2007 Elsevier


2-<49>



## Floating: Z

- Floating, high impedance, open, high Z
- Floating output might be 0, 1, or somewhere in between
  - A voltmeter won't indicate whether a node is floating

Tristate Buffer



$E$	$A$	$Y$
0	0	Z
0	1	Z
1	0	0
1	1	1


Copyright © 2007 Elsevier

2-<50>



## Tristate Busses

- Floating nodes are used in tristate busses
  - Many different drivers
  - Exactly one is active at any time



Copyright © 2007 Elsevier

2-<51>



## Karnaugh Maps (K-Maps)

- Boolean expressions can be minimized by combining terms
- K-maps minimize equations graphically
- $PA + P\bar{A} = P$

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Y	AB	00	01	11	10
0	1	0	0	0	0
1	1	0	0	0	0

Y	AB	00	01	11	10
0	$\bar{A}\bar{B}\bar{C}$	$\bar{A}\bar{B}C$	$A\bar{B}\bar{C}$	$A\bar{B}C$	
1	$\bar{A}B\bar{C}$	$\bar{A}BC$	$ABC$	$AB\bar{C}$	

Copyright © 2007 Elsevier

2-<52>



## K-map

- Circle 1's in adjacent squares
- In the Boolean expression, include only the literals whose true and complement form are *not* in the circle

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Y	AB	00	01	11	10
0	1	0	0	0	
1	1	0	0	0	

$$Y = \bar{A}\bar{B}$$

Copyright © 2007 Elsevier

2-<53>



## 3-input K-map

Y	AB	00	01	11	10
0	$\bar{A}\bar{B}\bar{C}$	$\bar{A}\bar{B}C$	$A\bar{B}\bar{C}$	$A\bar{B}C$	
1	$\bar{A}B\bar{C}$	$\bar{A}BC$	$ABC$	$AB\bar{C}$	

Truth Table

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

K-Map

Y	AB	00	01	11	10
0					
1					

Copyright © 2007 Elsevier

2-<54>



## K-map Definitions

- Complement: variable with a bar over it  
 $\bar{A}, \bar{B}, \bar{C}$
- Literal: variable or its complement  
 $A, \bar{A}, B, \bar{B}, C, \bar{C}$
- Implicant: product of literals  
 $ABC\bar{C}, \bar{A}C, BC$
- Prime implicant: implicant corresponding to the largest circle in a K-map

Copyright © 2007 Elsevier

2-<56>



## K-map Rules

- Every 1 in a K-map must be circled at least once
- Each circle must span a power of 2 (i.e. 1, 2, 4) squares in each direction
- Each circle must be as large as possible
- A circle may wrap around the edges of the K-map
- A “don't care” (X) is circled only if it helps minimize the equation

Copyright © 2007 Elsevier

2-<57>



## 4-input K-map

		AB			
	Y	00	01	11	10
CD	00	1	0	0	1
	01	0	1	0	1
	11	1	1	0	0
	10	1	1	0	1

$$Y = \bar{A}C + \bar{A}BD + A\bar{B}C + B\bar{D}$$

Copyright © 2007 Elsevier

2-<58>



## 4-input K-map

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

		AB			
	Y	00	01	11	10
CD	00				
	01				
	11				
	10				

Copyright © 2007 Elsevier

2-<59>



## K-maps with Don't Cares

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	X
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X

		AB			
	Y	00	01	11	10
CD	00				
	01				
	11				
	10				

Copyright © 2007 Elsevier

2-<62>



## Combinational Building Blocks

- Multiplexers
- Decoders


Copyright © 2007 Elsevier

2-<65>



## Multiplexer (Mux)

- Selects between one of  $N$  inputs to connect to the output.
- $\log_2 N$ -bit select input – control input
- Example: **2:1 Mux**



S	D <sub>1</sub>	D <sub>0</sub>	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Copyright © 2007 Elsevier

2-<66>





## Multiplexer Implementations

- Logic gates
  - Sum-of-products form
- Tristates
  - For an  $N$ -input mux, use  $N$  tristates
  - Turn on exactly one to select the appropriate input

Y	D <sub>1</sub>	D <sub>0</sub>	S
0	0	0	0
0	0	1	0
1	1	0	0
1	1	1	0
0	0	0	1
0	0	1	1
1	1	0	1
1	1	1	1

$$Y = D_1 \bar{S} + D_0 S$$



Copyright © 2007 Elsevier

2-<68>




## Logic using Multiplexers

- Using the mux as a lookup table

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$$Y = AB$$




Copyright © 2007 Elsevier

2-<69>



## Logic using Multiplexers

- Reducing the size of the mux




Copyright © 2007 Elsevier

2-<70>



## Decoders

- $N$  inputs,  $2^N$  outputs
- One-hot outputs: only one output HIGH at once




$A_1$	$A_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Copyright © 2007 Elsevier

2-<71>



## Decoder Implementation




Copyright © 2007 Elsevier

2-<72>



## Logic using Decoders

- OR minterms




Copyright © 2007 Elsevier

2-<73>



## Timing

- Delay between input change and output changing
- How to build fast circuits?




Copyright © 2007 Elsevier

2-<74>



## Propagation & Contamination Delay

- Propagation delay:  $t_{pd} = \max$  delay from input to output
- Contamination delay:  $t_{cd} = \min$  delay from input to output



Copyright © 2007 Elsevier

2-<75>



## Propagation & Contamination Delay


- Delay is caused by
  - Capacitance and resistance in a circuit
  - Speed of light limitation
- Reasons why  $t_{pd}$  and  $t_{cd}$  may be different:
  - Different rising and falling delays
  - Multiple inputs and outputs, some of which are faster than others
  - Circuits slow down when hot and speed up when cold

Copyright © 2007 Elsevier

2-<76>



## Critical and Short Paths



Critical (Long) Path:  $t_{pd} = 2t_{pd\_AND} + t_{pd\_OR}$

Short Path:  $t_{cd} = t_{cd\_AND}$

Copyright © 2007 Elsevier

2-<77>



## Glitches

- A *glitch* occurs when a single input change causes multiple output changes


Copyright © 2007 Elsevier

2-<78>



## Glitch Example

- What happens when  $A = 0$ ,  $C = 1$ ,  $B$  falls?



Y	AB		C	
	00	01	11	10
0	1	0	0	0
1	1	1	1	0



$Y = \bar{A}B + BC$

Copyright © 2007 Elsevier

2-<79>



## Glitch Example (cont.)



Copyright © 2007 Elsevier


2-<81>



## Fixing the Glitch

Y	AB		C	
	00	01	11	10
0	1	0	0	0
1	1	1	1	0

$Y = \bar{A}B + BC + \bar{A}C$



Copyright © 2007 Elsevier

2-<82>



## Why Understand Glitches?

- Glitches don't cause problems because of synchronous design conventions (which we'll talk about in Chapter 3)
- But it's important to recognize a glitch when you see one in simulations or on an oscilloscope
- Can't get rid of all glitches – simultaneous transitions on multiple inputs can also cause glitches

