Project Rubric

Designers: Chip:

Proposal:	/10
Unambiguous, measurable functional description	/4
Appropriate scope	/2
Complete pinout with 2-phase clocking	/1
Floorplan with credible justification	/3
Verilog	/15
Test bench demonstrates functions specified in proposa	
Passes self-checking test bench	/ 5
Suitable for conversion to schematics	/3
Readable / commented	/2
Schematic	/10
At least one custom leaf cell	/2
At least one custom block	/3
At least one synthesized block	/1
Pad frame	/1
Passes self-checking test-bench	/3
Analog blocks simulate in SPICE (if applicable)	/+1
Block Layout	/5
Leaf cell drawn cleanly	/1
Synthesized block layout	/1
Custom block > 50% complete & clean	/1
DRC	/1
LVS	/1
Final Project	/30
Layout complete, clean, efficient	/ 7
Pass DRC (no join nets)	/ 5
Pass LVS (no join nets)	/ 7
Schematics still pass test bench	/ 5
Core routed to pad frame	/3
GDS reads back and passes DRC & LVS	/3
Report	/20
Cover	/1
Introduction	/ 4
Specifications	/ 2
Floorplan	/ 4
Verification	/2
Postfabrication test plan (if applicable)	/+2
Design Time	/2
File Locations	/2
References	/1
Appendices	/ 2