E158 Project 2 Rubric

Designers: Chip:

| Proposal: | /10 |
|---|---|
| Verilog Test bench demonstrates functions specified in proposal Passes self-checking test bench Suitable for conversion to schematics Readable / commented | /15 /5 /5 /3 /2 |
| Schematic At least one custom leaf cell At least one custom block | $\frac{10}{2}$ |
| At least one custom block At least one synthesized block Pad frame Passes self-checking test-bench Analog blocks simulate in SPICE (if applicable) | /3 /1 /1 /3 /+1 |
| Block Layout Leaf cell drawn cleanly Synthesized block layout Custom block > 50% complete & clean DRC LVS | /5 /1 /1 /1 /1 |
| Final Project All layouts complete Pass DRC (no join nets) Pass LVS (no join nets) Schematics still pass test bench Core routed to pad frame CIF reads back and passes DRC & LVS | /30 /5 /7 /7 /5 /3 /3 |
| Report Cover Introduction Specifications Floorplan Verification Postfabrication test plan (if applicable) Design Time File Locations References Appendices | /20 /1 /4 /2 /4 /2 /2 /2 /2 /2 |