

# Lecture 16: Circuit Pitfalls

## Outline


- □ Variation
- □ Noise Budgets
- □ Reliability
- □ Circuit Pitfalls


**16: Circuit Pitfalls** 

### Variation

Process

- Threshold
- Channel length
- Interconnect dimensions
- Environment
  - Voltage
  - Temperature
- Aging / Wearout






### **Environmental Variation**


#### □ Voltage

- $V_{DD}$  is usually designed +/- 10%
- Regulator error
- On-chip droop from switching activity
- **T**emperature
  - Ambient temperature ranges
  - On-die temperature elevated by chip power consumption



#### Courtesy IBM

Standard	Minimum	Maximum	
Commercial	0 °C	70 °C	
Industrial	−40 °C	85 °C	
Military	−55 °C	125 °C	



[Harris01b]

**16: Circuit Pitfalls** 

# Aging

□ Transistors change over time as they wear out


- Hot carriers
- Negative bias temperature instability
- Time-dependent dielectric breakdown

Causes threshold voltage changes

☐ More on this later...

### **Process Corners**

- Model extremes of process variations in simulation
- **C**orners
  - Typical (T)
  - Fast (F)
  - Slow (S)
- **J** Factors
  - nMOS speed
  - pMOS speed
  - Wire
  - Voltage
  - Temperature



Corner	Voltage	Temperature
F	1.98	0 °C
Т	1.8	70 °C
S	1.62	125 °C

**16: Circuit Pitfalls** 

### **Corner Checks**


Circuits are simulated in different corners to verify different performance and correctness specifications

Corner					Purpose
nMOS	pMOS	Wire	$V_{DD}$	Temp	
Т	Т	Т	S	S	Timing specifications (binned parts)
S	S	S	S	S	Timing specifications (conservative)
F	F	F	F	F	Race conditions, hold time constraints, pulse collapse, noise
S	S	?	F	S	Dynamic power
F	F	F	F	S	Subthreshold leakage noise and power, overall noise analysis
S	S	F	S	S	Races of gates against wires
F	F	S	F	F	Races of wires against gates
S	F	Т	F	F	Pseudo-nMOS and ratioed circuits noise margins, memory read/write, race of pMOS against nMOS
F	S	Т	F	F	Ratioed circuits, memory read/write, race of nMOS against pMOS

**16: Circuit Pitfalls** 

### **Monte Carlo Simulation**

- As process variation increases, the worst-case corners become too pessimistic for practical design
- Monte Carlo: repeated simulations with parameters randomly varied each time
- ❑ Look at scatter plot of results to predict yield
- □ Ex: impact of V<sub>t</sub> variation
  - ON-current
  - leakage




**16: Circuit Pitfalls** 

## Noise


Sources

- Power supply noise / ground bounce
- Capacitive coupling
- Charge sharing
- Leakage
- Noise feedthrough
- Consequences
  - Increased delay (for noise to settle out)
  - Or incorrect computations



### **Accelerated Lifetime Testing**

- ❑ Expected reliability typically exceeds 10 years
- But products come to market in 1-2 years
- Accelerated lifetime testing required to predict adequate long-term reliability



## **Hot Carriers**


- Electric fields across channel impart high energies to some carriers
  - These "hot" carriers may be blasted into the gate oxide where they become trapped
  - Accumulation of charge in oxide causes shift in  $V_{t}$  over time
  - Eventually  $V_t$  shifts too far for devices to operate correctly
- $\hfill\square$  Choose  $V_{DD}$  to achieve reasonable product lifetime
  - Worst problems for inverters and NORs with slow input risetime and long propagation delays

### NBTI

- □ Negative bias temperature instability
- Electric field applied across oxide forms dangling bonds called traps at Si-SiO<sub>2</sub> interface
- Accumulation of traps causes V<sub>t</sub> shift
- □ Most pronounced for pMOS transistors with strong negative bias ( $V_g = 0$ ,  $V_s = V_{DD}$ ) at high temperature


$$\Delta V_t = k e^{\frac{E_{\text{ox}}}{E_0}} t^{0.25} \qquad \qquad E_{\text{ox}} = V_{DD}/t_{\text{ox}}$$


**16: Circuit Pitfalls** 



# Electromigration

- "Electron wind" causes movement of metal atoms along wires
- **D** Excessive electromigration leads to open circuits
- Most significant for unidirectional (DC) current
  - Depends on current density J<sub>dc</sub> (current / area)
  - Exponential dependence on temperature






[Christiansen06]



**16: Circuit Pitfalls** 



### **Electromigration Video 2**

# *In-situ* Observation of Electromigration via HVSEM

J. Doan, S. Lee J. Bravman, P. Flinn, \*T. Marieb

Dept. of Materials Science & Engineering, Stanford University \*Components Research, Intel Corporation - Santa Clara

> Aluminum Alloy Study: Alscnt01 1/19/97

> > Copyright © 1997 by J. C. Doan

**16: Circuit Pitfalls** 

# **Self-Heating**

Current through wire resistance generates heat

- Oxide surrounding wires is a thermal insulator
- Heat tends to build up in wires
- Hotter wires are more resistive, slower
- Self-heating limits AC current densities for reliability


$$V_{rms} = \sqrt{\frac{\int_{0}^{T} I(t)^{2} dt}{T}}$$


– Typical limits:  $J_{rms}$  < 15 mA /  $\mu$ m<sup>2</sup>

**16: Circuit Pitfalls** 

## **Overvoltage Failure**

- High voltages can blow out tiny transistors
- □ Electrostatic discharge (ESD)
  - kilovolts from static electricity when the package pins are handled
  - **Oxide breakdown** 
    - In a 65 nm process, V<sub>g</sub> ≈ 3 V causes arcing through thin gate oxides
- D Punchthrough
  - High  $V_{ds}$  causes depletion region between source and drain to touch, leading to high current flow and destructive overheating







- In 1970's, DRAMs were observed to randomly flip bits
  - Ultimately linked to alpha particles and cosmic ray neutrons
  - Collisions with atoms create electron-hole pairs in substrate
    - These carriers are collected on p-n junctions,
      - disturbing the voltage


[Baumann05]

16: Circuit Pitfalls

### **Radiation Hardening**

Radiation hardening reduces soft errors

- Increase node capacitance to minimize impact of collected charge
- Or use redundancy
- E.g. dual-interlocked cell



Error-correcting codes

- Correct for soft errors that do occur


### **Circuit Pitfalls**

#### Detective puzzle

- Given circuit and symptom, diagnose cause and recommend solution
- All these pitfalls have caused failures in real chips

Circuit

- 2:1 multiplexer



**D** Principle:

Symptom

- Mux works when selected D is 0 but not 1.
- Or fails at low  $V_{DD}$ .
- Or fails in SFSF corner.

Solution:

**16: Circuit Pitfalls** 



- Load a 0 into Q
- Set  $\phi = 0$
- Eventually Q spontaneously flips to 1



D -

– Latch

Φ

Q


**G** Solution:

**16: Circuit Pitfalls** 









#### Symptom

- Precharge gate (Y=0)
- Then evaluate
- Eventually Y spontaneously flips to 1




Principle:

Solution:

Circuit

Pseudo-nMOS OR



Symptom

- When only one input is true, Y = 0.
- Perhaps only happens in SF corner.




□ Solution:

**16: Circuit Pitfalls** 

Circuit





**Principle**:

Symptom

– Q stuck at 1.


 May only happen for certain latches where input is driven by a small gate located far away.

**16: Circuit Pitfalls** 

Solutions:

Circuit

- Domino AND gate



□ Symptom

Precharge gate while

A = B = 0, so Z = 0

- Set  $\phi = 1$
- A rises
- Z is observed to sometimes rise


Principle:

Solutions:

**16: Circuit Pitfalls** 

Circuit

– Dynamic gate + latch



Principle:

Solution:


Symptom

- Precharge gate while transmission gate latch is opaque
- Evaluate
- When latch becomes transparent, X falls

#### **16: Circuit Pitfalls**


Circuit

– Latch



□ Symptom

- Q changes while latch is opaque
- Especially if D comes from a far-away driver



## Summary

- □ Static CMOS gates are very robust
  - Will settle to correct value if you wait long enough
- Other circuits suffer from a variety of pitfalls
  - Tradeoff between performance & robustness
- Essential to check circuits for pitfalls
  - For large chips, you need an automatic checker.
  - Design rules aren't worth the paper they are printed on unless you back them up with a tool.