

<section-header><text><text>

NEIL H. E. WESTE DAVID MONEY HARRIS

## Outline

Introduction

Interconnect Modeling

- Wire Resistance

– Wire Capacitance

□ Wire RC Delay

Crosstalk

□ Wire Engineering

**Repeaters** 

14: Wires


CMOS VLSI Design <sup>4th Ed.</sup>

## Introduction

□ Chips are mostly made of wires called *interconnect* 


- In stick diagram, wires set size
- Transistors are little things under the wires
- Many layers of wires
- Wires are as important as transistors
  - Speed
  - Power
  - Noise
- ☐ Alternating layers run orthogonally


## Wire Geometry




# Layer Stack

- AMI 0.6 μm process has 3 metal layers
  - M1 for within-cell routing
  - M2 for vertical routing between cells
  - M3 for horizontal routing between cells
- □ Modern processes use 6-10+ metal layers
  - M1: thin, narrow (<  $3\lambda$ )
    - High density cells
  - Mid layers
    - Thicker and wider, (density vs. speed)
  - Top layers: thickest
    - + For  $V_{DD}$ , GND, clk







#### Wire Resistance


 $\Box \ \rho = resistivity (\Omega^*m)$ 

R =



Count number of squares

$$- R = R_{\Box} * (\# of squares)$$




14: Wires


## **Choice of Metals**


- □ Until 180 nm generation, most wires were aluminum
- Contemporary processes normally use copper
  - Cu atoms diffuse into silicon and damage FETs
  - Must be surrounded by a diffusion barrier

Metal	Bulk resistivity ( $\mu \Omega \bullet cm$ )
Silver (Ag)	1.6
Copper (Cu)	1.7
Gold (Au)	2.2
Aluminum (Al)	2.8
Tungsten (W)	5.3
Titanium (Ti)	43.0

14: Wires








## Wire Capacitance

□ Wire has capacitance per unit length

- To neighbors
- To layers above and below



# **Capacitance Trends**

**D** Parallel plate equation:  $C = \varepsilon_{ox}A/d$ 


- Wires are not parallel plates, but obey trends
- Increasing area (W, t) increases capacitance
- Increasing distance (s, h) decreases capacitance
- Dielectric constant


$$-\epsilon_{ox} = k\epsilon_0$$

- $\varepsilon_0 = 8.85 \text{ x } 10^{-14} \text{ F/cm}$
- k = 3.9 for SiO<sub>2</sub>

Processes are starting to use low-k dielectrics

 $- k \approx 3$  (or less) as dielectrics use air pockets






# **Diffusion & Polysilicon**

- **D** Diffusion capacitance is very high (1-2 fF/ $\mu$ m)
  - Comparable to gate capacitance
  - Diffusion also has high resistance
  - Avoid using diffusion *runners* for wires!
- Polysilicon has lower C but high R
  - Use for transistor gates
  - Occasionally for very short wires between gates

## Wire RC Delay

Estimate the delay of a 10x inverter driving a 2x inverter at the end of the 1 mm wire. Assume wire capacitance is 0.2 fF/μm and that a unit-sized inverter has R = 10 KΩ and C = 0.1 fF.



Wire Energy			
Estimate the energy per un information (one rising and CMOS process.			
□ E =			
14: Wires CMOS VLSI	Design <sup>4th Ed.</sup> 20		

#### Crosstalk

- A capacitor does not like to change its voltage instantaneously.
- □ A wire has high capacitance to its neighbor.
  - When the neighbor switches from 1-> 0 or 0->1, the wire tends to switch too.
  - Called capacitive coupling or crosstalk.
- Crosstalk effects
  - Noise on nonswitching wires
  - Increased delay on switching wires

# **Crosstalk Delay**


□ Assume layers above and below on average are quiet

- Second terminal of capacitor can be ignored

- Model as 
$$C_{gnd} = C_{top} + C_{bot}$$

□ Effective C<sub>adi</sub> depends on behavior of neighbors

- Miller effect




В	ΔV	C <sub>eff(A)</sub>	MCF
Constant			
Switching with A			
Switching opposite A		900 001	

14: Wires


## **Crosstalk Noise**


- □ Crosstalk causes noise on nonswitching wires
- □ If victim is floating:
  - model as capacitive voltage divider

$$\Delta V_{victim} = \frac{C_{adj}}{C_{gnd-v} + C_{adj}} \Delta V_{aggressor}$$




14: Wires






# **Noise Implications**

- □ So what if we have noise?
- If the noise is less than the noise margin, nothing happens
- Static CMOS logic will eventually settle to correct output even if disturbed by large noise spikes
  - But glitches cause extra delay
  - Also cause extra power from false transitions
- Dynamic logic never recovers from glitches
  - Memories and other sensitive circuits also can produce the wrong answer



#### Repeaters

- **R** and C are proportional to
- RC delay is proportional to
  - Unacceptably great for long wires
- □ Break long wires into N shorter segments
  - Drive each one with an inverter or buffer



## **Repeater Design**

- □ How many repeaters should we use?
- ☐ How large should each one be?
- Equivalent Circuit
  - Wire length I/N
    - Wire Capacitance C<sub>w</sub>\*I/N, Resistance R<sub>w</sub>\*//N
  - Inverter width W (nMOS = W, pMOS = 2W)
    - Gate Capacitance C'\*W, Resistance R/W

## **Repeater Results**

□ Write equation for Elmore Delay

- Differentiate with respect to W and N
- Set equal to 0, solve

$$\frac{l}{N} = \sqrt{\frac{2RC'}{R_w C_w}}$$

$$\frac{t_{pd}}{l} = (2 + \sqrt{2})\sqrt{RC'R_w C_w}$$

$$in 65 nm \text{ process}$$

$$W = \sqrt{\frac{RC_w}{R_w C'}}$$

14: Wires

CMOS VLSI Design <sup>4th Ed.</sup>

#### **Repeater Energy**

- □ Energy / length  $\approx 1.87 C_w V_{DD}^2$ 
  - 87% premium over unrepeated wires
  - The extra power is consumed in the large repeaters
- □ If the repeaters are downsized for minimum EDP:
  - Energy premium is only 30%
  - Delay increases by 14% from min delay