


Lecture 11: Sequential Circuit Design

Outline

- □ Sequencing
- Sequencing Element Design
- □ Max and Min-Delay
- Clock Skew
- Time Borrowing
- Two-Phase Clocking

Sequencing

- **Combinational logic**
 - output depends on current inputs
- **Sequential logic**
 - output depends on current and previous inputs
 - Requires separating previous, current, future
 - Called state or tokens
 - Ex: FSM, pipeline



Sequencing Cont.


- If tokens moved through pipeline at constant speed, no sequencing elements would be necessary
 - Ex: fiber-optic cable
 - Light pulses (tokens) are sent down cable
 - Next pulse sent before first reaches end of cable
 - No need for hardware to separate pulses
 - But *dispersion* sets min time between pulses
- ☐ This is called wave pipelining in circuits
- ☐ In most circuits, dispersion is high
 - Delay fast tokens so they don't catch slow ones.

Sequencing Overhead


- Use flip-flops to delay fast tokens so they move through exactly one stage each cycle.
- Inevitably adds some delay to the slow tokens
- ☐ Makes circuit slower than just the logic delay
 - Called sequencing overhead
- Some people call this clocking overhead
 - But it applies to asynchronous circuits too
 - Inevitable side effect of maintaining sequence


Sequencing Elements


- **Latch**: Level sensitive
 - a.k.a. transparent latch, D latch
- **Flip-flop**: edge triggered
 - A.k.a. master-slave flip-flop, D flip-flop, D register
- Timing Diagrams
 - Transparent
 - Opaque
 - Edge-trigger





11: Sequential Circuits






























Sequencing Methods

Flip-flops Flip-Flops clk 2-Phase Latches clk **Pulsed Latches** Flop 2-Phase Transparent Latches T_/2 Latch Logic Half-Cycle 1 Pulsed Latches Latch **11: Sequential Circuits** CMOS VLSI Design 4th Ed.



Timing Diagrams

Contamination and Propagation Delays


t _{pd}	Logic Prop. Delay	$A \longrightarrow \begin{array}{c} \text{Combinational} \\ \text{Logic} \\ \end{array} Y$	Y t _{cd}
t _{cd}	Logic Cont. Delay		
t _{pcq}	Latch/Flop Clk->Q Prop. Delay	clk	clk t _{setup} t _{hold}
t _{ccq}	Latch/Flop Clk->Q Cont. Delay		
t _{pdq}	Latch D->Q Prop. Delay		
t _{cdq}	Latch D->Q Cont. Delay	clk	clk
t _{setup}	Latch/Flop Setup Time	Qdt	
t _{hold}	Latch/Flop Hold Time		

А


11: Sequential Circuits

CMOS VLSI Design ^{4th Ed.}


t__




Max Delay: 2-Phase Latches



Max Delay: Pulsed Latches






Min-Delay: 2-Phase Latches


 $t_{cd1}, t_{cd2} \ge$


Hold time reduced by nonoverlap

Paradox: hold applies twice each cycle, vs. only once for flops.

But a flop is made of two latches!








Time Borrowing

□ In a flop-based system:

- Data launches on one rising edge
- Must setup before next rising edge
- If it arrives late, system fails
- If it arrives early, time is wasted
- Flops have hard edges
- □ In a latch-based system
 - Data can pass through latch while transparent
 - Long cycle of logic can borrow time into next
 - As long as each loop completes in one cycle




How Much Borrowing?

2-Phase Latches $t_{\text{borrow}} \leq \frac{T_c}{2} - \left(t_{\text{setup}} + t_{\text{nonoverlap}}\right)$

Pulsed Latches

$$t_{\rm borrow} \leq t_{pw} - t_{\rm setup}$$

11: Sequential Circuits



Clock Skew


- ❑ We have assumed zero clock skew
- Clocks really have uncertainty in arrival time
 - Decreases maximum propagation delay
 - Increases minimum contamination delay
 - Decreases time borrowing


Skew: Flip-Flops

$$t_{pd} \leq T_c - \underbrace{\left(t_{pcq} + t_{\text{setup}} + t_{\text{skew}}\right)}_{\gamma}$$

sequencing overhead

$$t_{cd} \geq t_{\text{hold}} - t_{ccq} + t_{\text{skew}}$$





11: Sequential Circuits

Skew: Latches

2-Phase Latches

$$t_{pd} \leq T_{c} - \underbrace{\left(2t_{pdq}\right)}_{\text{sequencing overhead}} \qquad \underbrace{t_{cd1}, t_{cd2} \geq t_{\text{hold}} - t_{ccq} - t_{\text{nonoverlap}} + t_{\text{skew}}}_{\frac{\phi_{2}}{2}}$$

$$t_{borrow} \leq \frac{T_{c}}{2} - \left(t_{\text{setup}} + t_{\text{nonoverlap}} + t_{\text{skew}}\right)$$
Pulsed Latches


$$t_{pd} \leq T_{c} - \underbrace{\max\left(t_{pdq}, t_{pcq} + t_{\text{setup}} - t_{pw} + t_{\text{skew}}\right)}_{\text{sequencing overhead}}$$

$$t_{cd} \geq t_{\text{hold}} + t_{pw} - t_{ccq} + t_{\text{skew}}$$

$$t_{borrow} \leq t_{pw} - \left(t_{\text{setup}} + t_{\text{skew}}\right)$$

11: Sequential Circuits

CMOS VLSI Design ^{4th Ed.}



31

Two-Phase Clocking

- □ If setup times are violated, reduce clock speed
- □ If hold times are violated, chip fails at any speed
- In this class, working chips are most important
 - No tools to analyze clock skew
- An easy way to guarantee hold times is to use 2phase latches with big nonoverlap times
- **Call these clocks** ϕ_1 , ϕ_2 (ph1, ph2)


Safe Flip-Flop

□ Past years used flip-flop with nonoverlapping clocks

- Slow nonoverlap adds to setup time
- But no hold times

□ In industry, use a better timing analyzer

- Add buffers to slow signals if hold time is at risk



11: Sequential Circuits


CMOS VLSI Design 4th Ed.


33

Adaptive Sequencing

Designers include timing margin

- Voltage
- Temperature
- Process variation
- Data dependency
- Tool inaccuracies





- ☐ Alternative: run faster and check for near failures
 - Idea introduced as "Razor"
 - Increase frequency until at the verge of error
 - Can reduce cycle time by ~30%

Summary

□ Flip-Flops:

- Very easy to use, supported by all tools

□ 2-Phase Transparent Latches:

- Lots of skew tolerance and time borrowing

Pulsed Latches:

- Fast, some skew tol & borrow, hold time risk

	Sequencing overhead $(T_c - t_{pd})$	Minimum logic delay t _{cd}	Time borrowing t _{borrow}
Flip-Flops	$t_{pcq} + t_{setup} + t_{skew}$	$t_{\rm hold} - t_{ccq} + t_{\rm skew}$	0
Two-Phase Transparent Latches	2t _{pdq}	$t_{\text{hold}} - t_{ccq} - t_{\text{nonoverlap}} + t_{\text{skew}}$ in each half-cycle	$\frac{T_c}{2} - \left(t_{\text{setup}} + t_{\text{nonoverlap}} + t_{\text{skew}}\right)$
Pulsed Latches	$\max\left(t_{pdq}, t_{pcq} + t_{setup} - t_{pw} + t_{skew}\right)$	$t_{\rm hold} - t_{ccq} + t_{pw} + t_{\rm skew}$	$t_{pw} - (t_{\text{setup}} + t_{\text{skew}})$

11: Sequential Circuits