



Lecture 9: Combinational Circuit Design

Outline

- Bubble Pushing
- Compound Gates
- Logical Effort Example
- Input Ordering
- □ Asymmetric Gates
- Skewed Gates
- Best P/N ratio







Bubble Pushing


- Start with network of AND / OR gates
- Convert to NAND / NOR + inverters
- Push bubbles around to simplify logic
 - Remember DeMorgan's Law
















10: Combinational Circuits

CMOS VLSI Design 4th Ed.

(b)

(d)







A B C D

Example 4

The multiplexer has a maximum input capacitance of 16 units on each input. It must drive a load of 160 units. Estimate the delay of the two designs.






Input Order

Our parasitic delay model was too simple

- Calculate parasitic delay for Y falling
 - If A arrives latest?
 - If B arrives latest?




10: Combinational Circuits

CMOS VLSI Design 4th Ed.

Inner & Outer Inputs

- ☐ Inner input is closest to output (A)
- ❑ Outer input is closest to rail (B)
- If input arrival time is known
 - Connect latest input to inner terminal



Asymmetric Gates

- Asymmetric gates favor one input over another
- Ex: suppose input A of a NAND gate is most critical
 - Use smaller transistor on A (less capacitance)
 - Boost size of noncritical input
 - So total resistance is same





 \Box g_B =


$$\Box \quad g_{\text{total}} = g_{\text{A}} + g_{\text{B}} =$$

- Asymmetric gate approaches g = 1 on critical input
- ☐ But total logical effort goes up

CMOS VLSI Design 4th Ed.








Skewed Gates

- Skewed gates favor one edge over another
- Ex: suppose rising output of inverter is most critical
 - Downsize noncritical nMOS transistor




Calculate logical effort by comparing to unskewed inverter with same effective resistance on that edge.

$$-g_u =$$

10: Combinational Circuits

HI- and LO-Skew


- Def: Logical effort of a skewed gate for a particular transition is the ratio of the input capacitance of that gate to the input capacitance of an unskewed inverter delivering the same output current for the same transition.
 - Skewed gates reduce size of noncritical transistors
 - HI-skew gates favor rising output (small nMOS)
 - LO-skew gates favor falling output (small pMOS)
- Logical effort is smaller for favored direction
- ☐ But larger for the other direction



Asymmetric Skew

Combine asymmetric and skewed gates

- Downsize noncritical transistor on unimportant input
- Reduces parasitic delay for critical input





Best P/N Ratio

- □ We have selected P/N ratio for unit rise and fall resistance (μ = 2-3 for an inverter).
- ☐ Alternative: choose ratio for least average delay
- **D** Ex: inverter
 - Delay driving identical inverter
 - $t_{pdf} =$
 - $t_{pdr} =$
 - $t_{pd} =$
 - $dt_{pd} / dP =$
 - Least delay for P =



CMOS VLSI Design 4th Ed.





Observations

□ For speed:

- NAND vs. NOR
- Many simple stages vs. fewer high fan-in stages
- Latest-arriving input
- □ For area and power:
 - Many simple stages vs. fewer high fan-in stages