

E158: CMOS VLSI DESIGN

Binary Alarm Clock Chip

Designers:

Leo ALTMANN
Hannah TROISI

Advisor:

David HARRIS

April 19, 2010

Introduction

The goal of this project was to create a controller for an alarm clock that displays the time in binary form, similar to that available online at the Think Geek Store [1]. To ease readability, the display uses base-10 digit divisions, as on a standard digital clock, but displays the binary representation of each such digit. The time is displayed following the 24-hour convention and includes hours, minutes and seconds. Time-division multiplexing is used to drive the LED display with a minimal number of output connections.

Current time and alarm time are set by buttons to increment hour and minute values. An additional button changes the display and incrementing functionality from the current time to the alarm time. An alarm will be triggered when the current time matches the desired alarm time if the alarm enable switch is on and will continue until the enable switch is turned off. The resulting alarm signal could be used to switch on a buzzer or equivalent alert device, or alternatively be used as control for another circuit, such as a radio or signal lamp.

The controller chip will be fabricated on the MOSIS 0.6 uM CMOS process and housed in a 40-pin DIP-form package. The total design size, including I/O pads, will not exceed 1.5 x 1.5 mm.

Specifications

The binary alarm clock chip is designed to run the hardware necessary to create a 24-hour format alarm clock that displays time in binary. The current time, displayed by default, is set by toggling the minute and hour buttons, corresponding to chip inputs minBtnPhys and hrBtnPhys respectively. When the alarm button, driving the alarmSet signal, is depressed and held, the display will show the set alarm time, which can be changed by again toggling the same minute and hour buttons. The alarm on/off switch, driving input alarmEn, determines whether or not the alarm is enabled and serves as an off switch for when the alarm goes off. An active alarm will drive the alarm signal high.

The time display will not be in true binary form, instead each digit of the time in decimal will be displayed in binary. Thus, the ones digit of the second, minute and hour values will need at maximum 4 bits to represent all possible values, the tens digit of the second and minute values will need at maximum 3 bits and the tens digit of the hours will need at maximum 2 bits. To simplify the design, a time-division multiplexed bus will be used to drive the LEDs for each digit. The chip output displayState[5:0] is a one-hot enable signal for each column of the display. The displayValue[3:0] bus passes the value for the appropriate digit as it is activated. To keep synthesized logic small, a 1kHz external clock will be used to drive the chip, as a low frequency allows for fewer required bits of state in the clock divider module.

The inputs and outputs of the binary alarm clock are summarized in Table 1.

Direction	Name	Width
input	gnd	1
input	vdd	1
input	ph1	1
input	ph2	1
input	reset	1
input	hrBtnPhys	1
input	minBtnPhys	1
input	alarmSet	1
input	alarmEn	1
output	alarm	1
output	displayState	6
output	displayValue	4

Table 1: Table of Input and Outputs to the Binary Alarm Clock Chip

Floorplan

The datapath, `binary_alarm_clock` (Figure 21) has an area of roughly $1470\lambda \times 2580\lambda$. The estimated floorplan in our proposal had an area of $630\lambda \times 2200\lambda$. The discrepancies in projected and actual size stem from a design change that simplified other portions of the chip at the expense of increasing the number of counters required in the datapath. Using ten 4-bit counters to count each digit of the current and alarm time individually, versus the original plan of five 7-bit counters for each hour, minute and second value, eliminated the need to convert from base-2 to base-10 in the synthesized logic. Though the implemented counters are smaller than the proposed counters, a second row of them and additional zipper bitlines were required. The proposed design also did not take power rings into account.

The synthesized portion of the design had a total area of $1250\lambda \times 1570\lambda$, which is significantly less than the total estimated area of $730\lambda \times 550\lambda$ for the display logic, $90\lambda \times 650\lambda$ for the input & alarm logic and $1000\lambda \times 1000\lambda$ for the clock divider. The input and alarm logic remained unchanged from the proposal to the verilog implementation, but the logic necessary for the display was vastly simplified by the design changes in the datapath. This eliminated the need for logic to convert a binary number to decimal and back again.

Name	Pin Number
reset	3
ph1	8
ph2	9
hrBtnPhys	10
minBtnPhys	11
alarmSet	12
alarmEn	13
alarm	21
displayState[5:0]	26-31
displayValue[3:0]	22-25

Table 2: Table of Pin Names and Numbers

Verification

The Verilog description (**Appendix A**) of the design simulates properly in the testbench. The testbench is not self-checking, but provides pulses of the relevant inputs, allowing the functionality of the chip can be hand-checked in the waveforms. The exported netlist from the design schematics also passes the testbench. The chip layout passes DRC and LVS against the chip schematic. The exported CIF of the chip layout loads correctly back into Cadence and passes DRC, but fails LVS with one yet unexplained 'dubiousData' error.

Postfabrication Test Plan

After the design is fabricated, it will be tested by building a simple alarm clock implementation. When the device is powered, proper clock signals are given and all button inputs properly tied low, the display output signals should reflect accurate operation. First, an oscilloscope will be connected to the displayState pins to verify that only one bit is high at a time and that the bits go high in sequential order. A basic display will then be constructed from six groups of four LEDs each, sharing the displayValue bus, with external transistors controlling the power to each group based on the displayState signals.

Once the display logic is shown to behave as designed, the rest of the clock's functionality will be tested by attaching buttons to the button inputs and verifying that both the main time and the alarm time increment in the prescribed manner. The alarm function will be tested by setting the alarm time and waiting for the clock to reach the set value. If all the basic functionality is shown to be correct, the clock will be left to run for an extended period of time to check for time drift. If timekeeping is consistently inaccurate, the external oscillator frequency can be tuned to compensate.

Design Time

The majority of the design time was spent on Verilog implementation, which was initially written behaviorally and later re-written structurally. About 25% of the design time was spent on the schematics as well as the layout. The total number of hours spent on this project was 135. Table 1 shows the breakdown of time spent on each component of the project.

Design Component	Time (hours)
Project Proposal	2
Preliminary Design	3
Leaf Cell	4
Verilog Implementation	55
Testbench	14
Schematic Implementation	25
Datapath Layout	25
Padframe & Chip Layout	7
Total	135

Table 3: Table of Design Time for Each Component of the Project

File Locations

The directory `/home/laltermann/binaryclock/final/` in Leo Altmann's account on chips contains a clean copy of all of the files related to this project. Table 4 summarizes the exact locations of the project files within this directory.

Design Component	Location
Verilog code & Self-checking Testbench	<code>binaryclock.sv</code>
Synthesis Results	<code>synthesis/</code>
All Cadence Libraries	<code>cadlib/</code>
CIF	<code>cif/</code>
PDF chip plot	<code>chip.pdf</code>
PDF of this report	<code>finalreport.pdf</code>

Table 4: Table of File Locations

References

- [1] Binary Alarm Clock, *Think Geek Store*. Accessed 5 April 2010. <http://www.thinkgeek.com/homeoffice/lights/59e0/>

Appendices

Appendix A: Verilog Code

```
1 //      binaryclock.sv
3 //
//      Leo Altmann (laltnmann@hmc.edu)
5 //      Hannah Troisi (htroisi@hmc.edu)
//
7 //      Verilog HDL for a binary-display alarm clock chip.
//
9
'timescale 1ns / 100ps
11
// testbench logic
13 module testbench();
    logic          ph1, ph2, reset;
15    logic          hrBtnPhys, minBtnPhys, alarmSet, alarmEn, alarm;
    logic [5:0]     displayState;
17    logic [3:0]     displayValue;

19    logic          hrBtn, minBtn, incSecOnes;
    logic [1:0]     hrTens, alarmHrTens;
21    logic [3:0]     secTens, minTens, alarmMinTens;
    logic [3:0]     secOnes, minOnes, hrOnes, alarmMinOnes, alarmHrOnes;
23
    logic [1000:0]   runtime, cycleCounter;
25    logic [3:0]     exprHrTens, exprOnes, expminTens, expminOnes, expsecTens,
    logic          expsecOnes;
27
// instantiate devices to be tested
29 // .* notation instantiates all ports in the mips module
// with the correspondingly named signals in this module
31 core dut(.*) ;

33 // generate 2 phase non-overlapping clock
34 always begin
    ph1 <= 0; ph2 <= 0; #1;
    ph1 <= 1; #4;
37    ph1 <= 0; #1;
    ph2 <= 1; #4;
39 end

41 // reset system
42 initial begin
    reset = 1; #37; reset = 0;
43 end
45
// increment cycleCounter
46 always @(posedge ph1) begin
    cycleCounter <= cycleCounter + 1;
47    if (reset)
49 end
```

```

      cycleCounter <= 0;
51    end

53  initial begin
54    // initialize expected runtime and times
55    runtime = 12'b110010000100;
56    exphrTens = 4'b0000;
57    exphrOnes = 4'b0000;
58    expminTens = 4'b0000;
59    expminOnes = 4'b1001;
60    expsecTens = 4'b0000;
61    expsecOnes = 4'b0000;
62    // set inputs low
63    hrBtnPhys = 0; minBtnPhys = 0; alarmSet = 0; alarmEn = 0; alarm = 0;
64    // set starting time at 23:00
65    // hrTens = 2'b10; hrOnes = 4'b0011;
66    // assert alarmEn
67    #33; alarmEn = 1; $display("AlarmEn On");
68    //Alarm should go high at 00:00 (default)
69    // turn alarm off after 00:00 (1hr = #223260)
70    #223333; alarmEn = 0;
71
72    // assert hrBtnPhys for 30 cycles sometime after 00:00
73    #223663; hrBtnPhys = 1; #300; hrBtnPhys = 0;
74    // assert minBtnPhys for 65 cycles (add 10 min to expmin)
75    #663; minBtnPhys = 1; #650; minBtnPhys = 0;

76    // assert alarmEn
77    #53; alarmEn = 1;
78    // set alarm to 9:05
79    #33; alarmSet = 1; #33 hrBtnPhys = 1; #93; hrBtnPhys = 0;
80    #33; minBtnPhys = 1; #93; minBtnPhys = 0; alarmSet = 0;
81    //turn alarm off after 9:05
82    //#500000; alarmEn = 0;

83
84
85      end

86
87 endmodule

88 module core
89   (input logic          ph1, ph2, reset ,
90    input logic          hrBtnPhys, minBtnPhys, alarmSet , alarmEn ,
91    output logic         alarm ,
92    output logic [5:0]   displayState ,
93    output logic [3:0]   displayValue );
94
95   logic           hrBtn, minBtn, incSecOnes ;
96   logic [1:0]     hrTens , alarmHrTens ;
97   logic [3:0]     secTens , minTens , alarmMinTens ;
98   logic [3:0]     secOnes , minOnes , hrOnes , alarmMinOnes , alarmHrOnes ;

100  datapath dp(ph1, ph2, reset , incSecOnes , hrBtn , minBtn , alarmSet , alarmEn ,
101      hrTens , alarmHrTens , secTens , minTens , alarmMinTens , secOnes ,
102      minOnes , hrOnes , alarmMinOnes , alarmHrOnes , alarm );
103

```

```

105      core_synth      cs(ph1, ph2, reset, hrBtnPhys, minBtnPhys, alarmSet, hrTens,
107                      alarmHrTens, secTens, minTens, alarmMinTens, secOnes, minOnes,
109                      hrOnes, alarmMinOnes, alarmHrOnes, hrBtn, minBtn, incSecOnes,
111 endmodule

111 module core_synth
112   (input    logic      ph1, ph2, reset, hrBtnPhys, minBtnPhys, alarmSet,
113   input    logic [1:0]  hrTens, alarmHrTens,
114   input    logic [3:0]  secTens, minTens, alarmMinTens,
115   input    logic [3:0]  secOnes, minOnes, hrOnes, alarmMinOnes, alarmHrOnes,
116   output   logic      hrBtn, minBtn, incSecOnes,
117   output   logic [5:0]  displayState,
118   output   logic [3:0]  displayValue);
119
120   buttonInput   minbtinp(ph1, ph2, reset, minBtnPhys, minBtn);
121
122   buttonInput   hrbtninp(ph1, ph2, reset, hrBtnPhys, hrBtn);
123
124   clkDivider #(1000,10) clkdiv(ph1, ph2, reset, incSecOnes); // For 1kHz osc
125
126   displayDecoder ddec(ph1, ph2, reset, alarmSet, hrOnes, alarmHrOnes, minOnes,
127                      alarmMinOnes, secOnes, minTens, alarmMinTens, secTens, hrTens,
128                      alarmHrTens, displayState, displayValue);
129 endmodule

131 module clkDivider #(parameter SEC = 20, SECBITS = 10)
132   (input    logic    ph1, ph2, reset,
133   output   logic    incSecOnes);

134   logic [SECBITS-1:0] tickCount, newTickCount;
135   logic      newIncSecOnes;
136
137   flop #(SECBITS)   tickFlop(ph1, ph2, newTickCount, tickCount);
138   flop #(1)        incSecFlop(ph1, ph2, newIncSecOnes, incSecOnes);

139 always_comb
140   if (reset | incSecOnes) begin
141     newTickCount <= 0;
142     newIncSecOnes <= 0;
143   end
144   else begin
145     newTickCount <= tickCount + 1;
146     if (tickCount == SEC)
147       newIncSecOnes <= 1;
148   end
149 end
150 endmodule

151 endmodule

153 module buttonInput // converts a continuous input to a one cycle long output
154   (input    logic      ph1, ph2, reset, btnPhys,
155   output   logic      btn);
156
157   logic [1:0]      state, nextstate;

```

```

159     always_comb
160         case (state)
161             2'b00:    if (btnPhys)    nextstate <= 2'b01;
162                 else        nextstate <= 2'b00;
163             2'b01:    if (btnPhys)    nextstate <= 2'b10;
164                 else        nextstate <= 2'b00;
165             2'b10:    if (btnPhys)    nextstate <= 2'b10;
166                 else        nextstate <= 2'b00;
167             default:      nextstate <= 2'b00;
168         endcase
169
170         flopennr #(2) floppy(ph1, ph2, reset, 1'b1, nextstate, state);
171
172         assign btn = (state == 2'b01);
173
174     endmodule
175
176     module datapath
177         (input logic          ph1, ph2, reset, incSecOnes,
178          input logic          hrBtn, minBtn, alarmSet, alarmEn,
179          output logic [1:0]   hrTens, alarmHrTens,
180          output logic [3:0]   secTens, minTens, alarmMinTens,
181          output logic [3:0]   secOnes, minOnes, hrOnes, alarmMinOnes, alarmHrOnes,
182          output logic          alarm);
183
184         // Increment trigger signals
185         logic      incSecTens, incMinOnes, incMinTens, incHrOnes, incHrTens;
186         logic      incAlarmMinTens, incAlarmMinOnes, incAlarmHrTens, incAlarmHrOnes;
187         logic      onesTrig, alarmOnesTrig, rollover, alarmRollover;
188         logic      incMinOnesOv, incHrOnesOv;
189
190         // Increment ones digit of min/hr for time and alarm
191         // for either rollover or button
192         assign      incMinOnesOv = ((minBtn & ~alarmSet) | incMinOnes);
193         assign      incHrOnesOv = ((hrBtn & ~alarmSet) | incHrOnes);
194         assign      incAlarmMinOnes = (minBtn & alarmSet);
195         assign      incAlarmHrOnesOv = (hrBtn & alarmSet);
196
197         // Counter array for main timekeeping
198         counter #(4, 10)    secOnesCounter(ph1, ph2, reset, incSecOnes, secOnes,
199                         incSecTens);
200         counter #(4, 6)     secTensCounter(ph1, ph2, reset, incSecTens, secTens,
201                         incMinOnes);
202         counter #(4, 10)    minOnesCounter(ph1, ph2, reset, incMinOnesOv, minOnes,
203                         incMinTens);
204         counter #(4, 6)     minTensCounter(ph1, ph2, reset, incMinTens, minTens,
205                         incHrOnes);
206         counterHrOnes #(4, 10, 4) hrOnesCounter(ph1, ph2, reset, incHrOnesOv,
207                         rollover, hrOnes, incHrTens, onesTrig);
208         counterHrTens #(2, 2) hrTensCounter(ph1, ph2, reset, incHrTens, onesTrig,
209                         hrTens, rollover);
210
211         // Alarm counter array

```

```

213    counter #(4, 10)      alarmMinOnesCounter(ph1, ph2, reset, incAlarmMinOnes,
214                                alarmMinOnes, incAlarmMinTens);
215    counter #(4, 6)       alarmMinTensCounter(ph1, ph2, reset, incAlarmMinTens,
216                                alarmMinTens, incAlarmHrOnes);
217                                // incAlarmHrOnes not needed
218    counterHrOnes #(4, 10, 4) alarmHrOnesCounter(ph1, ph2, reset,
219                                incAlarmHrOnesOv, alarmRollover, alarmHrOnes,
220                                incAlarmHrTens, alarmOnesTrig);
221    counterHrTens #(2, 2)   alarmHrTensCounter(ph1, ph2, reset, incAlarmHrTens,
222                                alarmOnesTrig, alarmHrTens, alarmRollover);

223 // alarm combinational logic
224 logic      secOnesGo, secTensGo, minOnesGo, minTensGo, hrOnesGo, hrTensGo;
225 logic      combinedGo;

226 comparator #(4)      minOnesComp(minOnes, alarmMinOnes, minOnesGo);
227 comparator #(4)      minTensComp(minTens, alarmMinTens, minTensGo);
228 comparator #(4)      hrOnesComp(hrOnes, alarmHrOnes, hrOnesGo);
229 comparator #(2)      hrTensComp(hrTens, alarmHrTens, hrTensGo);
230 comparator #(4)      secOnesComp(secOnes, 4'b0, secOnesGo);
231 comparator #(4)      secTensComp(secTens, 4'b0, secTensGo);
232
233 assign  combinedGo = (minOnesGo & minTensGo & hrOnesGo & hrTensGo & secOnesGo &
234                               secTensGo);
235 assign  alarm = (alarmEn & (alarm | combinedGo));
236
237 endmodule
238
239

240 module counterOnes #(parameter WIDTH = 4, ROLLOVER = 10)
241     (input  logic  ph1, ph2, reset, inc,
242      output logic [WIDTH-1:0] compOut,
243      output logic  incNextOneCycle);
244
245     logic [WIDTH-1:0] adderOut;
246     logic [WIDTH-1:0] flopIn;
247     logic             incNext;
248     logic              comparatorOut;
249
250     flopInr      #(WIDTH) timeFlop(ph1, ph2, reset, inc, flopIn, compOut);
251
252     adder        #(WIDTH) addar(4'b0001, compOut, 1'b0, adderOut);
253
254     comparator   #(WIDTH) comp(adderOut, ROLLOVER, comparatorOut);
255
256     assign
257             flopIn = adderOut & {~comparatorOut, ~comparatorOut,
258                               ~comparatorOut, ~comparatorOut};
259
260     assign
261             incNext = inc & comparatorOut;
262
263     incNextForOneCycle increment(ph1, ph2, reset, incNext, incNextOneCycle);
264
265 endmodule

```

```

  module counterTens #(parameter WIDTH = 4, ROLLOVER = 6)
267    (input  logic  ph1, ph2, reset , inc ,
     output logic [WIDTH-1:0] compOut,
269    output logic  incNextOneCycle);

271    logic [WIDTH-1:0] adderOut;
272    logic [WIDTH-1:0] flopIn ;
273    logic           incNext;
274    logic           comparatorOut;
275
276    flopenr      #(WIDTH) timeFlop(ph1, ph2, reset , inc , flopIn , compOut);
277
278    adder        #(WIDTH) addar(4'b0001, compOut, 1'b0, adderOut);
279
280    comparator   #(WIDTH) comp(adderOut , ROLLOVER, comparatorOut);
281
282    assign
283        flopIn = adderOut & {~comparatorOut , ~comparatorOut ,
284                               ~comparatorOut , ~comparatorOut};

285    assign
286        incNext = inc & comparatorOut;

287    incNextForOneCycle increment(ph1, ph2, reset , incNext , incNextOneCycle);

288 endmodule

290
291
292 module counterHrOnes #(parameter WIDTH = 4, ROLLOVER = 10, TRIGVAL = 4)
293    (input  logic  ph1, ph2, reset , inc , rollover ,
     output logic [WIDTH-1:0] compOut,
295    output logic  incNextOneCycle , onesTrig);

296    logic [WIDTH-1:0] adderOut;
297    logic [WIDTH-1:0] flopIn ;
298    logic           incNext;
299    logic           comparatorNineOut;
300    logic           comparatorFourOut;

302    flopenr #(WIDTH) timeFlop(ph1, ph2, (reset | rollover), inc , flopIn ,
303                               compOut);

304    adder  #(WIDTH) addar(4'b0001, compOut, 1'b0, adderOut);

306    comparator #(WIDTH) compnine(adderOut , ROLLOVER, comparatorNineOut);

307
308    assign
309        flopIn = adderOut & {~comparatorNineOut ,
310                               ~comparatorNineOut , ~comparatorNineOut ,
311                               ~comparatorNineOut};

312
313    assign
314        incNext = inc & comparatorNineOut;

316    incNextForOneCycle increment(ph1, ph2, reset , incNext , incNextOneCycle);

317    comparator #(WIDTH) compfour(flopIn , TRIGVAL, comparatorFourOut);

318
319

```

```

flopenr #(1)           timeFlop2(ph1, ph2, reset, inc, comparatorFourOut,
321                      onesTrig);

323 endmodule

325 module counterHrTens #(parameter WIDTH = 4)
    (input logic ph1, ph2, reset, inc, onesTrig,
327    output logic [WIDTH-1:0] compOut,
    output logic rollover);
329
    logic [WIDTH-1:0] nextcompOut;
331
    assign nextcompOut[0] = ( ( (~reset & inc) & (~{|{compOut[1],compOut[0]})) ) |
333                                ( (~compOut[1] & compOut[0]) & (~{|{reset, inc})) ) );
335
    assign nextcompOut[1] = ( ( (compOut[1] & ~compOut[0]) & (~{|{reset, onesTrig
        }}) ) |
                                ( (~reset & inc) & (~compOut[1] & compOut[0])) );
337
    fopenr #(WIDTH)           timeFlop(ph1, ph2, reset, (inc | rollover),
339                      nextcompOut, compOut);

341   assign
        rollover = ( (~compOut[0] & compOut[1]) & onesTrig );
        // rollover = (rolloverTens & onesTrig) , onesTrig = (
            hrOnes == 3)
343
endmodule
345
module incNextForOneCycle      // converts continuous input to one cycle long output
347    (input logic ph1, ph2, reset, incNext,
     output logic incNextOneCycle);
349
    logic [1:0] state, nextstate;
351
    always_comb
        case (state)
            2'b00:   if (incNext)   nextstate <= 2'b01;
355                else          nextstate <= 2'b00;
            2'b01:   if (incNext)   nextstate <= 2'b10;
357                else          nextstate <= 2'b00;
            2'b10:   if (incNext)   nextstate <= 2'b10;
359                else          nextstate <= 2'b00;
            default:         nextstate <= 2'b00;
361
        endcase
363
    fopenr #(2) floppy(ph1, ph2, reset, 1'b1, nextstate, state);
365   assign incNextOneCycle = (state == 2'b01);

367 endmodule

369 // made with an xnor (our custom leaf cell)
module comparator #(parameter WIDTH = 8)
371   (input logic [WIDTH-1:0] a, b,

```

```

            output logic      y) ;
373
    logic [WIDTH-1:0] temp;
375   assign temp = (a  $\sim\wedge$  b);
376   assign y = &temp;
377 endmodule

379 // Various modules (adder, fopenr, mux3, flop, latch) copied from mips.sv

381 module adder #(parameter WIDTH = 8)
382     (input logic [WIDTH-1:0] a, b,
383      input logic           cin,
384      output logic [WIDTH-1:0] y);
385
386     assign y = a + b + cin;
387
388 endmodule
389
390 module fopenr #(parameter WIDTH = 8)
391     (input logic          ph1, ph2, reset, en,
392      input logic [WIDTH-1:0] d,
393      output logic [WIDTH-1:0] q);

394     logic [WIDTH-1:0] d2, resetval;
395
396     assign resetval = 0;
397
398     mux3 #(WIDTH) enrmux(q, d, resetval, {reset, en}, d2);
399     flop #(WIDTH) f(ph1, ph2, d2, q);
400
401 endmodule
402
403 module mux3 #(parameter WIDTH = 8)
404     (input logic [WIDTH-1:0] d0, d1, d2,
405      input logic [1:0]       s,
406      output logic [WIDTH-1:0] y);

407     always_comb
408     casez (s)
409         2'b00: y = d0;
410         2'b01: y = d1;
411         2'b1?: y = d2;
412     endcase
413
414 endmodule

416 module flop #(parameter WIDTH = 8)
417     (input logic          ph1, ph2,
418      input logic [WIDTH-1:0] d,
419      output logic [WIDTH-1:0] q);
420
421     logic [WIDTH-1:0] mid;
422
423     latch #(WIDTH) master(ph2, d, mid);
424     latch #(WIDTH) slave(ph1, mid, q);
425

```

```

    endmodule
427 module latch #(parameter WIDTH = 8)
429     (input logic ph,
430      input logic [WIDTH-1:0] d,
431      output logic [WIDTH-1:0] q);
433
434     always_latch
435         if (ph) q <= d;
436     endmodule

437 module displayDecoder
438     (input logic ph1, ph2, reset, alarmSet,
439      input logic [3:0] hrOnes, alarmHrOnes, minOnes, alarmMinOnes, secOnes,
440      input logic [3:0] minTens, alarmMinTens, sectens,
441      input logic [1:0] hrTens, alarmHrTens,
442      output logic [5:0] displayState,
443      output logic [3:0] displayValue);

444     logic [10:0] count, countOut;
445     logic [5:0] nextDisplayState;
446     logic [3:0] nextDisplayValue;

447     flopenr #(11) countflop(ph1,ph2, reset, 1'b1, count, countOut);
448     flopenr #(6) dispStFlp(ph1,ph2, reset, 1'b1, nextDisplayState, displayState);
449     flopenr #(4) dispVlFlp(ph1,ph2, reset, 1'b1, nextDisplayValue, displayValue);

450
451     always_comb begin
452         if (reset) begin
453             nextDisplayState <= 6'b000000;
454             nextDisplayValue <= 0;
455             count <= 0;
456             end
457         else begin
458             if (countOut == 3) begin // Max counter value
459                 count <= 0;
460                 // Update 1-hot lines
461                 case (displayState)
462                     6'b000000: nextDisplayState <= 6'b000001;
463                     6'b000001: nextDisplayState <= 6'b000010;
464                     6'b000010: nextDisplayState <= 6'b000100;
465                     6'b000100: nextDisplayState <= 6'b001000;
466                     6'b001000: nextDisplayState <= 6'b010000;
467                     6'b010000: nextDisplayState <= 6'b100000;
468                     6'b100000: nextDisplayState <= 6'b000001;
469                     default: nextDisplayState <= 6'b000001;
470                 endcase
471             end
472             else begin
473                 count <= countOut + 1;
474                 nextDisplayState <= displayState;
475             end
476         end
477     end
478     if (alarmSet)

```

```

481      case (displayState)
482          6'b000001:    nextDisplayValue <= 0;
483          6'b000010:    nextDisplayValue <= 0;
484          6'b000100:    nextDisplayValue <= alarmMinOnes;
485          6'b001000:    nextDisplayValue <= alarmMinTens;
486          6'b010000:    nextDisplayValue <= alarmHrOnes;
487          6'b100000:    nextDisplayValue <= {2'b0, alarmHrTens};
488          default:      nextDisplayValue <= 0;
489      endcase
490  else
491      case (displayState)
492          6'b000001:    nextDisplayValue <= secOnes;
493          6'b000010:    nextDisplayValue <= secTens;
494          6'b000100:    nextDisplayValue <= minOnes;
495          6'b001000:    nextDisplayValue <= minTens;
496          6'b010000:    nextDisplayValue <= hrOnes;
497          6'b100000:    nextDisplayValue <= {2'b0, hrTens};
498          default:      nextDisplayValue <= 0;
499      endcase
500  end
endmodule

```

Appendix B: Schematics




Figure 1: adder4 Schematic




Figure 2: comparator4 Schematic




Figure 3: xnor Schematic




Figure 4: incNextForOneCycle Schematic




Figure 5: `counterOnes` Schematic




Figure 6: counterTens Schematic




Figure 7: counterHrOnes Schematic




Figure 8: counterHrTens Schematic




Figure 9: binary_alarm_clock datapath Schematic




Figure 10: core Schematic




Figure 11: padframe Schematic




Figure 12: chip Schematic

Appendix C: Layouts




Figure 13: adder4 Layout




Figure 14: comparator4 Layout




Figure 15: xnor Layout




Figure 16: `incNextForOneCycle` Layout




Figure 17: counterOnes Layout




Figure 18: counterTens Layout




Figure 19: counterHrOnes Layout




Figure 20: counterHrTens Layout




Figure 21: binary_alarm_clock datapath Layout




Figure 22: core Layout




Figure 23: padframe Layout




Figure 24: chip Layout