
Introduction to CMOS VLSI Design

Lecture 9: Circuit Families

David Harris




Harvey Mudd College Spring 2004

Outline

- □ Pseudo-nMOS Logic
- Dynamic Logic
- Pass Transistor Logic

Introduction

- What makes a circuit fast?
 - -I = C dV/dt -> $t_{pd} \propto (C/I) \Delta V$
 - low capacitance
 - high current
 - small swing
- □ Logical effort is proportional to C/I
- pMOS are the enemy!
 - High capacitance for a given current
- ☐ Can we take the pMOS capacitance off the input?
- ☐ Various circuit families try to do this...





Pseudo-nMOS

- ☐ In the old days, nMOS processes had no pMOS
 - Instead, use pull-up transistor that is always ON
- In CMOS, use a pMOS that is always ON
 - Ratio issue


Make pMOS about ¼ effective strength of

pulldown network






- □ Design for unit current on output to compare with unit inverter.
- pMOS fights nMOS




Inverter

NAND2



- □ Design for unit current on output to compare with unit inverter.
- pMOS fights nMOS




Inverter

NAND2

$$g_{u} = g_{d} = g_{d} = g_{avg} =$$

- □ Design for unit current on output to compare with unit inverter.
- pMOS fights nMOS




Inverter


$$g_{u} = 4/3$$
 $g_{d} = 4/9$
 $g_{avg} = 8/9$
 $g_{avg} = 8/9$

NAND2

$$g_u = 8/3$$
 $y = 8/9$
 $A - 8/3$
 $p_u = 16/9$
 $p_u = 8/3$
 $p_u = 16/9$
 $p_{avg} = 16/9$



- ☐ Design for unit current on output to compare with unit inverter.
- pMOS fights nMOS



Inverter

$$g_u = 4/3$$
 $g_d = 4/9$
 $g_{avg} = 8/9$
 $q_d = 6/3$
 $q_d = 6/9$
 $q_d = 6/9$
 $q_d = 6/9$
 $q_d = 6/9$
 $q_d = 6/9$


NAND2

$$g_u = 8/3$$
 $g_d = 8/9$
 $g_{avg} = 16/9$
 $g_{u} = 10/3$
 $g_{d} = 8/9$
 $g_{d} = 10/9$
 $g_{d} = 10/9$
 $g_{d} = 10/9$
 $g_{d} = 10/9$

$$g_{u} = 4/3$$
 $g_{d} = 4/9$
 $g_{avg} = 8/9$
 $g_{avg} = 10/3$
 $g_{d} = 4/9$
 $g_{avg} = 8/9$
 $g_{d} = 10/9$
 $g_{avg} = 10/9$
 $g_{d} = 10/9$

Pseudo-nMOS Design

- □ Ex: Design a k-input AND gate using pseudo-nMOS.
 Estimate the delay driving a fanout of H
- □ G =
- □ F=
- □ P=
- □ N =
- □ D =



Pseudo-nMOS Design


□ Ex: Design a k-input AND gate using pseudo-nMOS. Estimate the delay driving a fanout of H

$$\Box$$
 G = 1 * 8/9 = 8/9

$$\Box$$
 F = GBH = 8H/9


$$\square$$
 P = 1 + (4+8k)/9 = (8k+13)/9

$$\square$$
 N = 2




Pseudo-nMOS Power


- \square Pseudo-nMOS draws power whenever Y = 0
 - Called static power $P = I \cdot V_{DD}$
 - A few mA / gate * 1M gates would be a problem
 - This is why nMOS went extinct!
- □ Use pseudo-nMOS sparingly for wide NORs
- ☐ Turn off pMOS when not in use




Dynamic Logic

- Dynamic gates uses a clocked pMOS pullup
- ☐ Two modes: *precharge* and *evaluate*









The Foot

- What if pulldown network is ON during precharge?
- Use series evaluation transistor to prevent fight.





Logical Effort

Inverter

NAND2

NOR2

unfooted


$$\phi \longrightarrow \boxed{1}$$

$$A \longrightarrow \boxed{2}$$

$$B \longrightarrow \boxed{2}$$

$$g_{d} = p_{d} = 0$$

footed



Logical Effort

Inverter

NAND2

NOR2

unfooted

$$\phi \rightarrow \boxed{1}$$

$$A \rightarrow \boxed{1}$$

$$g_d = 1/3$$

$$p_d = 2/3$$

$$\phi \rightarrow \boxed{1}$$


$$A \rightarrow \boxed{2}$$

$$B \rightarrow \boxed{2}$$

$$g_d = 2/3$$


$$p_d = 3/3$$


footed



Monotonicity

- Dynamic gates require monotonically rising inputs during evaluation
 - -0 -> 0
 - -0 -> 1
 - -1 -> 1
 - But not 1 -> 0






Output should rise but does not


Monotonicity Woes

- But dynamic gates produce monotonically falling outputs during evaluation
- □ Illegal for one dynamic gate to drive another!




Monotonicity Woes


- But dynamic gates produce monotonically falling outputs during evaluation
- □ Illegal for one dynamic gate to drive another!



Domino Gates


- ☐ Follow dynamic stage with inverting static gate
 - Dynamic / static pair is called domino gate
 - Produces monotonic outputs





Domino Optimizations


- □ Each domino gate triggers next one, like a string of dominos toppling over
- Gates evaluate sequentially but precharge in parallel
- ☐ Thus evaluation is more critical than precharge
- ☐ HI-skewed static stages can perform logic



Dual-Rail Domino

- □ Domino only performs noninverting functions:
 - AND, OR but not NAND, NOR, or XOR
- Dual-rail domino solves this problem
 - Takes true and complementary inputs
 - Produces true and complementary outputs

sig_h	sig_l	Meaning
0	0	Precharged
0	1	' 0'
1	0	'1'
1	1	invalid




Example: AND/NAND

- ☐ Given A_h, A_I, B_h, B_I
- \square Compute Y_h = A * B, Y_I = \sim (A * B)


Example: AND/NAND

- □ Given A_h, A_I, B_h, B_I
- □ Compute Y_h = A * B, Y_I = ~(A * B)
- Pulldown networks are conduction complements




Example: XOR/XNOR

Sometimes possible to share transistors




Leakage


- Dynamic node floats high during evaluation
 - Transistors are leaky (I_{OFF} ≠ 0)
 - Dynamic value will leak away over time
 - Formerly miliseconds, now nanoseconds!
- ☐ Use keeper to hold dynamic node
 - Must be weak enough not to fight evaluation



Charge Sharing


Dynamic gates suffer from charge sharing






Charge Sharing

Dynamic gates suffer from charge sharing







$$V_x = V_y =$$

Charge Sharing

Dynamic gates suffer from charge sharing






$$V_{x} = V_{Y} = \frac{C_{Y}}{C_{x} + C_{Y}} V_{DD}$$

Secondary Precharge

- □ Solution: add secondary precharge transistors
 - Typically need to precharge every other node
- Big load capacitance C_Y helps as well



Noise Sensitivity


- Dynamic gates are very sensitive to noise
 - Inputs: $V_{IH} \approx V_{tn}$
 - Outputs: floating output susceptible noise
- Noise sources
 - Capacitive crosstalk
 - Charge sharing
 - Power supply noise
 - Feedthrough noise
 - And more!


Domino Summary

- □ Domino logic is attractive for high-speed circuits
 - 1.5 2x faster than static CMOS
 - But many challenges:
 - Monotonicity
 - Leakage
 - Charge sharing
 - Noise
- Widely used in high-performance microprocessors

Pass Transistor Circuits


- □ Use pass transistors like switches to do logic
- Inputs drive diffusion terminals as well as gates
- CMOS + Transmission Gates:
 - 2-input multiplexer
 - Gates should be restoring





LEAP

- LEAn integration with Pass transistors
- ☐ Get rid of pMOS transistors
 - Use weak pMOS feedback to pull fully high
 - Ratio constraint



CPL

- Complementary Pass-transistor Logic
 - Dual-rail form of pass transistor logic
 - Avoids need for ratioed feedback
 - Optional cross-coupling for rail-to-rail swing

