E158 Final Project Grading Sheet

Project:			
Designe	rs:		
Checko	ff		
	Proposed Pr	/10	
	Project Mee	/ 5	
	Schematic Quality		
	Layout Quality		
	Implementa		
	Pro	ject In Pad Frame	/2
	DR	AC .	/2
	ER	C	/2
	NC	CC	/3
	Sin	nulation	/3
	Total		/35
Final R		DI .	/ 1
	Color Chip		/ 1
		ractive and legible	/ 2
	Functional (/3
		ar to other engineers	/ 1
	Chip Pinout		/ 1
	pac	Iframe labeled with pin names,	
	Chin Floorn	input/output/bidir	/ 2
	Chip Floorp		/2
	-	otions and dimensions of final	
		esign Time Data	/3
		le listing area and design time	/ 3
		each cell in the design	
	Simulation 1		/5
		scription of simulations performe	
		lude a few pages of key wavefor	
		nvince reader design works	1113
		imate maximum operating speed	
	Verification		/1
	DRC, ERC, NCC pass Postfabrication Test Plan		/ 1
			/ 3
		ar to other engineers	/ 3
	include set of IRSIM vectors to tes Schematics / Verilog		chin
			/2
		nplete set of drawn schematics	
		l Verilog for synthesized blocks	
		ible and well-commented	
	Layout		/2
	•	nplete set of layout	
		an and efficient	
	Project submitted		
		ort submitted in PDF form	/1
	_	F & all libraries submitted	/1
		SIM .cmd file submitted	/ 1
	Internationa	l collaboration (if applicable)	/3
		nmunication methods used	_
	ref	lections on project	

Total

___ / 26-29