E158 Final Report

Ryan Jackson & Lance Feagan

IEEE 754 Floating Point Addition Unit

Color Chip Plot

+ 6			
			ŧ
			ŧ

Functional Overview

We implemented a subset of the IEEE 754 Floating Point Standard. Our Floating Point Unit (FPU) chip handles addition and subtraction. It does not handle standard single or double precision numbers as the complexity of the needed circuitry exceeds our project's time and space resources. Instead we devised an 8-bit variation for our chip. It should be noted that although the single or double precision number standard is not implemented, this 8-bit subset and could easily be scaled, requiring more time and space, and thus represents a proof of concept for a larger design. In our variation the first bit represents the sign of the number. This is in the standard manner of $(-1)^{(sign)}$. The next 3 bits represent the exponent of the number. This is in the manner of $(-2)^{(exp)}$. For versatility an offset of 3 is utilized. This gives a smallest exponent of -3 and a largest exponent of +4. The significand comprises the remaining 4 bits. This allows the representation of positive numbers as large as 31 and as small as -31.

There are overflow and underflow exception outputs. The number output during an overflow or underflow are not meaningful. We did not implement the NaN (Not a Number), infinity, or denormalized number special events included in the standard. Additionally, numbers are rounded using truncation.

Chip Pinout

There are 40 available pins on our chip, including the power and ground, but we are using only 33.



Inputs: A_exp0,1,2; B_exp0,1,2; A_sig0,1,2,3; B_sig0,1,2,3; A_sign; B_sign; Sub Outputs: Exp_out0,1,2; Sig_out0,1,2,3; Overflow; Underflow; Sign;

Inputs

1 Pins Vdd 1 Pins Gnd

1 Add/Sub Selector- Determines whether operation is addition or subtraction

2 x 8-bit Arguments- The two numbers to be operated on, must be in above format

Outputs

8-bit Result- The result of the FPUs computation in above format

1 Overflow- To detect if FPU yields an answer greater than can be represented in above format

1 Underflow- Same as overflow, except for numbers which are too small **Chip Floorplan**



Area and Design Time Data

The time reported is in man-hours. The facets below that have NA are not applicable because they were integrated into another facet for convenience.

Schematic

	Logic Creation Time (hrs.)	Draw Time (hrs.)
8-bit Mux	1	1
adder 12-bit	1	2
final result	4	6
overflow	3	1.5
rhs_neg	3	0.5
shifter	10.5	8
sign	2	1
small ALU	0.5	1
switcher_exp	2	1.5
switcher_sig	2	0.5
underflow	2	0
top level	1	8
total:	30	30

Layout	Area (lambda squared)	Design Time (hrs.)
8-bit Mux	59148	1
adder 12-bit	355363	2
final result	766592	12
overflow	150689	1
rhs_neg	74419	1
shifter	950194	18
sign	120843	2
small ALU	92456	1
switcher_exp	103284	2
switcher_sig	149364	2
underflow	NA	NA
top level	7584516	19
total:	7584516	60

Simulation Results:

Verification Results:					
Cell Name	Complexity	Layout Compelete	DRC	ERC	NCC
12-bit Adder		3X	Х	Х	Х
And2		1 X	Х	Х	Х

And3	1 X	Х	Х	Х
And4	1 X	Х	Х	
Binvert	2X	Х	Х	Х
Complete Design	5 X	Х	Х	
Final Result	4 X	Х	Х	
FullAdder	2X	Х	Х	Х
Inv	0 X	Х	Х	Х
Mux2	1 X	Х	Х	Х
Mux4	1 X	Х	Х	Х
Mux8	2X	Х	Х	
Or2	1 X	Х	Х	Х
Or3	1 X	Х	Х	Х
Or4	1 X	Х	Х	
Overflow	3X	Х	Х	Х
RHS_neg	2X	Х	Х	
Shifter	5 X	Х	Х	
Sign	3X	Х	Х	
Small ALU	2 X	Х	Х	Х
Switcher_exponent	2X	Х	Х	
Switcher_significand	2X	Х	Х	
Xor2	1 X	Х	Х	Х

Many areas of our design did not past NCC. However, they did simulate correctly. The layout and schematics have identical logic, however, often times the nets were very different in their structure. As a result of NCC not passing, we took copious efforts to test all parts to verify the layout functioning properly. All parts did successfully pass our simulation tests.

Postfabrication Test Plan

A good way to start with testing this chip would be to test the corner cases upon receiving it back. The following chart gives a set of test vectors (corner cases) that should ensure functionality. Reading from right to left are the test#, input A, sign, input B, output, and notes. Zeros and ones for each of the input and output bits correspond to high and low voltage respectively. For each of the inputs (A, B), the eight bits are given, read from left to right, as sign, exp, and significand. Underneath each of these inputs is the decimal representation of the test input. The bit to be entered is in the next column to the right of the inputs. The output is represented in its eight-bit form in the same manner as the inputs. Beneath the bit representation is the binary representation of the output. Given in this manner, it is hoped that the tester will be able to more easily correlate the output bits with the calculation performed. Finally, in the column to the far right are some notes the user may find useful.

test#	input A	sign	input B	output	notes:
1	0 101 0000	0	0 011 0000	0 101 0100	
	4	+	1	1.01*2^2	

3	0 101 0000 4 0 101 0000 4	0 + 1	0 000 0000 0.125	0 101 0000 1.00001*2^2	0.125 does not appear in result
	0 101 0000 4	1			
4		-	0 011 0000 1	0 100 10000 1.1*2^1	
5	0 011 0000 1	1 -	0 101 0000 4	1 100 1000 -2.2	
6	1 000 0000 -0.125	0 +	0 011 0000 1	0 010 1100 1.11*2^1	
7	1 000 0000 -0.125	1 -	0 011 0000 1	1 011 0010 -1.001	
8	1 000 0000 -0.125	1 -	1 011 0000 -1	0 010 1100 1.11*2^1	
9	0 101 0000 4	0 +	1 000 0000 -0.125	0 100 1111 1.1111*2^1	
10	0 110 0000 8	0 +	1 000 0000 -0.125	0 101 1111 1.11111*2^2	truncation of last bit
11	0 111 0000 16	0 +	0 111 0000 16	overflow 1*2^5	
12	0 011 0001 1.0625	1 -	0 011 0000 1	underflow 1*2^-4	
13	0 000 0000 0.125	0 +	0 000 0000 0.125	0 001 0000 1*2^-2	default with zero inputs
14	0 110 0101 10.5	0 +	0 101 0101 5.25	0 110 1111 1.11111*2^3	truncation of last bit
15	0 110 0101 10.5	1 -	0 110 0101 10.5	underflow 0	

Schematics



Switcher_exp:





12 Bit Adder:



Final Result:









Overflow:



Complete Design:



Layout:

Small ALU:



Switcher_sig:

							-					0		<u> </u>	a	
												1	-			
										9						
					_			e :								
									•						1.12	
CRIM MICLIN		CONTRACT OF	1000	CONTRACTOR OF STREET, OR OTHER	134	CHER MARCH		and the local data	1000	COLUMN DE LA COLUMN	and shares	CRIM MICC.	CHARLES I	CONTRACTOR OF THE OWNER.	CONC.	-
100000000000000000000000000000000000000	1 1 1 1	818 818	1.48	10160018	1.48		1.44	10161618	1000	1000 1000	1 2 2 3 1	10000	1 1 1 1 1 1	1005 1005	1.48	
1.				1.46.46	122	1.11	1.44		100	1.1		1.		1.1.1.1.1.1.1		
	and the second	COLUMN I	State of Column	U U	-		the state of the s	U.U.U.			and the owner of the		Statement of the local division of the local		Successive Successive	-
	and the second second		Transfer III		and the second second		and the second second		Transfer 1		and the second se		a second day of the		and the second second	-
							•••									
178 851	1	128 821	111	128 821	111	178.85	1	128 82.	111	128 12/	111	17887	111	125 87	111	
ABCAR .	180	NO NO		ARMANN.	140	CARGON V	1967	- MINNIN	100	ARACKON .	180	ABOAR .	180	AND AND	14	
and the second	11.	. As	11		1	. There are	22		1		11	and a faith of the second		. Ash	1	
		100 C C C C C C C C C C C C C C C C C C	100	100 C 100	1.27	200 000 00 00 00 00 00 00 00 00 00 00 00			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	100 C C C C C C C C C C C C C C C C C C	100 C					100

Shifter:

-	and a	laisterin			10000		100	
1		19 4				12.4		
-	<u></u>	The states		Sec.	200		Pres.	
	10000	- Andrew		North State	2992.94	and the second	205010	
2		12.0				2.4		
0	Sin 2	3641	200	ster Lat		- La	COLOR OF STREET	
1.5		and show		a St. Magnetic	2	confordance .		
	h My.	12.21		1. 11.0	A MAL		the set of the	
	1000	1000	1000	120	tabel St.			
2								
	Elle K			1 12.4	the the	2.2	and the set of the	à.
	003.0	12.28	192	100	105.5	did.	11. SALES 1. 1. 1	-
	- Alton	the state			A THE A	to be a	in here	2
3	ide 1 h.	- hit	-962	14	and the start of the second	ş	14 14 14 14 14 14 14 14 14 14 14 14 14 1	
			0					
T.	Maria	1		ui -	A. S.	i i		
,2===		ا <u>ن</u> ينا		i.		الم ال		+
.								Ē
-2 -2 								
		好画祭						



Final Result:

	15/10
	1846-0
	and a second
	A AND
	State and
10.5	CONTRACTOR OF THE OWNER
- N	
	a state of the sta
10	2000 Ph 2000
-4-	
-	EXE EXE
1	10%0 AS \$80%0
-	ANA ANA
-	and the second sec
1	
-	
-	1 1/10
-	100 March 100 Ma
	· · · · · · · · · · · · · · · · · · ·
100	
	and the second sec
	122.28.281
Ż	2.29.20
Ż	
Ì	

Overflow:



Sign:





