Musical Instrument Tuner

Final Project Report December 9, 1999 E157

Rohit Mishra and Mark Wang

Abstract:

Most musicians use special devices to tune their instruments. Tuning devices can be as simple as tuning forks which vibrate at specific frequencies, or more user-friendly devices such as analog strobe tuners or digital tuners. This project prototypes a digital tuner consisting of a keypad, microcontroller, microphone, and LED display. The user selects the note they wish to tune by pressing a key on the keypad. This note letter is displayed for the user's convenience. The user then plays the note into the microphone. The microcontroller samples the note played and performs a Fast Fourier Transform (FFT) on it. The microcontroller sends the primary frequency of the note to an FPGA, where glue logic determines the sharpness or flatness of the note. The result is indicated on a row of LEDs. This digital tuner performs as expected within limitations of the implementation.

Introduction

Background:

We have constructed a working tuner for use in musical applications. Standard musical convention has defined certain frequencies as "notes". Sharp notes sound at a slightly higher frequency than the standard. Flat notes are slightly lower in frequency. Musicians use audio tuners to tune their instruments properly. Our tuner gives a visual indication of the flatness or sharpness of a played note.

Specifications:

Our tuner is configured to tune the 6 standard strings of a guitar (E, A, D, G, B, high e). It uses a microphone to obtain an input note. The user chooses the note that they wish to tune to by using a keypad for input. The tuner uses a standard seven-segment display to show the note tested, a series of 7 LEDs to indicate note quality, and another LED to show if the note played is out of range.



Figure 1: LED Display

Method:

Our tuner uses a microphone to convert the input note into an analog voltage. This analog voltage is then read by the 68HC11 and converted to an array of digital values. The 68HC11 EVB takes the FFT of this data array and determines the strongest frequency component of the input note. The 68HC11 passes this frequency over a parallel port to the FPGA. This frequency is compared against a fixed frequency that was determined by the note that the user had chosen. The difference in frequencies is calculated; and the result is used to turn on the appropriate LED.

The EVB is used for A/D conversion and FFT computation. The FPGA utility board is used for input and output interfacing and the frequency comparison.

Materials:

This project uses:

- 68HC11 EVB
- Utility board with FPGA
- Protoboard
- 4X4 Matrix keypad
- Seven segment display
- LEDs
- Microphone
- Amplifier

Functional Diagram:



Figure 2: Block Diagram

New Hardware

Microphone:

The tuner uses a microphone element to acquire an input note. Interfacing the microphone is simple but worth mentioning here in case any future students wish to use a microphone input. Our microphone interface consists of two stages. The first is the microphone element itself, and the second is an amplifier circuit whose output is the input to the tuner system.

Our microphone is a balanced, three-terminal device. Pin 1 takes power, pin 3 is grounded, and the output signal is on pin 2. We found that a range of DC voltages can be used to power the microphone. We power it with 15 VDC through a circuit with two series resistors and a shunt capacitor to ground between them. The resistors are 1 k Ω each, and the capacitor is 100uF/25V (electrolytic). We have chosen these component values per recommendation from the microphone element manufacturer. The output from pin 2 has a DC level of about 0.3 V and swings on the order of a few millivolts.

Because of the small output, we use an inverting op-amp amplifier to boost the microphone output before sending it to the rest of the tuner system. Because we desire to control the tuner input's DC offset, we use a 0.1uF capacitor at the microphone output to block its 0.3 V offset. This signal then goes to an inverting amplifier constructed with a 411 op-amp and two resistors which control the gain. Our resistor values are 750 Ω (at the negative input) and 910 k Ω (in the feedback path). We have arrived at these values experimentally, as they provide an output sufficient for the tuner. +15 and -15 VDC power the op-amp, and its output feeds to the rest of the tuner system.

Future microphone element users can handle the microphone output however they choose to; the important details to remember are that the output has a small DC offset and has a typical amplitude of only a few millivolts. Also, experimentation may reveal that the power input to the microphone can be handled with different component values or even a different circuit.

Schematics

Show and describe schematics of anything on your breadboard, including interfacing of the HC11 and FPGA board. If you constructed a printed circuit board instead, document the function, schematics, and layout of your board.



Microcontroller Design

The microcontroller subsystem of the tuner accepts the user input note, calculates its frequency spectrum using a FFT, determines the note's strongest frequency, and sends a representation of this frequency to the FPGA over parallel port B.

A/D Conversion of an Input Signal:

The microcontroller input is a signal on channel PE7. This input signal is converted to the digital domain with A/D reference voltages of +5 V and 0 V. Our A/D conversion routine takes 256 samples at a rate of about 1.8 kHz. The value of each sample is written to a byte in memory beginning at \$DD00. This data block, then, occupies addresses \$DD00 to \$DDFF. The A/D subroutine contains a loop that writes an A/D result to memory 256 times. At the beginning of each time through the loop (labeled cklp), the data block pointer is incremented, and once it equals \$DE00, the loop breaks and the A/D is complete. Within this overall loop, eight 128 clock cycle loops slow down the effective A/D sampling rate. The maximum A/D sampling rate with a 2 MHz E clock on the 68HC11 is 62.5 kHz. Reading only one result after a completion of four conversions reduces the effective sampling rate to 15.625 kHz. Performing A/D conversions without saving results can further slow this rate. The loops labeled wait1 - wait7 begin with a write to the A/D control register (at \$1030, thus beginning an A/D conversion sequence) and break only after four conversions are complete (indicated by CCF in ADCTL being set). The final "wait" loop also uses 128 clock cycles by checking the CCF flag, and then the routine proceeds to read an A/D conversion result from the first result register (ADR1 at \$1031). This value is then written to the data block. Dividing 15.625 kHz by 8 in addition to extra clock cycles from other instructions in the A/D loop gives us an effective sampling rate of approximately 1.8 kHz.

Calculate the 256 Point FFT:

To implement the FFT, we adapt code (found on the Internet) written by Ron Williams at Ohio University. The FFT has three main components. The code that we used actually added a fourth component to further speed up the process. The first step in the FFT is bit reversal; this step reorganizes data so that subsequent calculations can be performed using simple looping structures. The second step in the FFT is the first pass, this function takes advantage of the fact that in the first pass of the FFT there are no imaginary components, therefore all the components are simply multiplied by 1, 0, or -1. The final pass, is the brute force calculation of the FFT, but by performing the previous steps, this step is considerably sped up. Finally, the code that we used utilized another shortcut; instead of calculating sine and cosines in assembly (a lengthy and complicated process utilizing floating point arithmetic), it used a sine lookup table.

The bit reversal rearranges the order of the data; it will become apparent in later steps why this process is helpful. This process is best explained with diagrams. The data that is located at address A is swapped with the data at address B. The relation between address A and address B is that the most significant bit of A is equal to the least significant bit of B. A smaller scale example is shown below.



Figure 3: Bit reversal

Our data set has more elements, but the principle is the same. The data in \$DD00 and \$DDFF remain in the same locations, but for instance, data in \$DD41 is swapped with the data in \$DD82, etc. This is done at label revbit. Label rev1 uses a loop to reverse the bits of address one; then it saves the data from address two (the bit reversed address one). Next it stores the value in address one to address two. Finally it stores the saved data to address one. It continues in this fashion until the entire 256-element array has been rearranged.

The next step is to sum together the first pass components. In an 8-bit transform the first pass will be only in multiples of 180 degrees, and differences of 4 cells apart. It turns out that for any size array that is a multiple of 2; the bit reversal puts the necessary multiples next to each other. So the paired values are added and subtracted together. The example is continued below.



Figure 4: Calculations after bit reversal

This is done at label fpss. This is a well-commented section. To clarify data one and data two are summed and stored in address one, and data one and data two are subtracted and stored in address two. Then the algorithm moves on to the next pair. This process is repeated until the entire array has been completed.

After this step, the process must continue as a standard DFT, but again the reordering of the bits is crucial, because it makes the looping process considerably easier. The next step would pair in twos, the pass after that would pair off in fours, and the final pass would be the first and eighth cell. Unfortunately, due to the fact that the angles are not "nice", there are going to be cosines and imaginary sine products. This calculation is helped considerably by the sine lookup table, which is a table of fractional values of 128 to approximate the sine/cosine function. This function begins at label four to initialize variables, but each successive pass loops back to label npass. Essentially, npass uses a subroutine smul to multiply the data by their respective angle offset cosine and sine. These are then summed and subtracted in the usual method and then stored in their respective data locations. Each time that npass is done, the data is re-scaled if necessary to ensure that there is no overflow.

Unfortunately, implementation of the FFT in assembly is considerably difficult. The algorithm for addressing can only be done for sample cases less than or equal to 256 (the maximum number of addresses expressible in a single byte of information). Furthermore since each data address can only hold an integer value from 0 to 256 which must be converted to two's complement, the resolution of the data is poor. The code utilized a scaling function to ensure that there would be no overflow in data.

Finally, all of these issues combined in an unforeseen bug in the program. The DC offset (the first address in memory) was very large in our sample data (it required a large offset to protect the ADC circuits in the HC6811). Unfortunately, this left us in a difficult position. If we included the DC offset in the scaling function, then the other harmonics would be scaled out rapidly (the DC offset was much stronger than the fundamental frequency of the note). And yet, the DC offset is critical to the FFT function. The solution

that we came to was to zero out the DC offset position throughout the calculation. Unfortunately, this made our implementation of the FFT inaccurate, however it was accurate enough to distinguish characteristic frequencies. While this is not the most satisfying solution, it did work.

Absolute Value of FFT Results:

After the FFT routine stores its data in the data block, we convert it out of two's compliment form by using an absolute value subroutine. The subroutine loops 256 times until it has looked at every value in the data block. Within the loop (labeled all256), the value at the data pointer is AND masked with #\$80 to determine whether it is positive or negative. If it is already positive, the data pointer is incremented and the all256 loop rerun. If the value is negative, its two's compliment is obtained by flipping its bits with the COMB instruction and adding one. After rewriting the original value's absolute value to the memory block, the all256 reruns.

This subroutine is not necessary for the program to continue and find the strongest frequency component; however, it allows us to look at a meaningful plot of the FFT result in a graphing program such as Excel.

Find the Strongest Frequency Component:

The 68HC11 program uses another subroutine to find the strongest frequency component of the stored FFT. This routine examines only the first 127 data points after the DC component because the 256-point FFT is symmetric. This routine uses a modified version of David Honeycutt's program from Lab 5 which finds the largest of 5 numbers stored in consecutive memory locations. Our routine finds the largest of 256 values written to consecutive bytes of memory beginning at \$DD00, and when it does, saves the value's memory location to \$DDF0. Thus, the strongest frequency position of the FFT relative to DC is saved at \$DF01.

Send Strongest Frequency to the FPGA Using Parallel Port B:

After finding the strongest frequency position, the 68HC11 program writes this position to parallel port B (at \$1004) to send the value to the FPGA board. After sending the data, the program resets the stack pointer to \$004A and loops back to obtain another 256 samples and process them. We reset the stack pointer because somewhere in the FFT routine, it increments by 2. Resetting it after each time through the FFT loop ensures the program can run forever.

FPGA Design

Our FPGA system handles user input on a keypad, input from the 68HC11 parallel port, and formats output for display LEDs. The hardware in the FPGA is similar to that generated for Lab 4. For the tuner, the FPGA performs subtraction and additional encoding.

Display and Frequency Encoding (poll_kb):

Whereas in Lab 4 the keypad encoding process converted an 8-bit key press to a 4-bit value for display decoding, our FPGA also encodes a valid key press into another 8-bit value. This value is a representation of the standard note frequency to which the frequency position from the 68HC11 is compared.

We determined the frequency values encoded by key presses experimentally by running our FFT routine on signals with frequencies set by a function generator to standard note frequencies. They expectedly came out to be close to what we had calculated assuming a 7 Hz spacing between FFT data points. The note frequencies our tuner tunes to and their associated values in hardware are summarized here:

Note	Frequency (Hz)	Representation (hex)	Representation (decimal)
Е	164.81	18	23
А	220	20	31
D	293.66	2B	42
G	392	39	56
В	493.88	48	71
e	659.26	5F	94

 Table 1: Note Frequencies

Seven Segment Decoder Module (seven_seg_display):

Keypad encodings are modified to display 6 note names on the 7-segment display corresponding to 6 keys, and to display dashes for the other keys (a sign of an invalid key press). The keys on the standard E157 keypad display the following:

Key on keypad	Letter printed on display
А	А
0	G
В	b
D	d
E	E (for low E string on a guitar)
F	e (for high E string on a guitar)
All rest	-

Table 2: Key presses

Compare Module and Output Decoding (compare):

Our FPGA system uses a separate module for comparison and output formatting. The compare module takes the value encoded by a key press as one input, and the value sent from the 68HC11 as a second input. A subtraction is performed, and the result is decoded into an 8-bit output value:

01	10
02	20
03	40
FF	04
FE	02
FD	01
00	08
Anything else	80
	01 02 03 FF FE FD 00 Anything else

 Table 3: Comparison and output

The output is assigned to the pins connected to the 8 utility board LEDs. When the tuner is running, only one LED is lit at a time, such that the leftmost LED indicates a note out of range, and the rest show how close to "in tune" an input note is.

Actual 7-segment Display:

While the tuner only uses one side of the 7-segment display to show a note name, we left the multiplexed display hardware in the FPGA for simplicity's sake. To only display on one side, we simply multiplex the same input key press twice and, externally, remove power to one side of the display.

Results

Tuner Response to Various Inputs:

Our project was successful, however the final product still has some problems. We found that our tuner could successfully tune all 6 notes that we had intended to tune to. The software implementation of the design runs an infinite loop, outputting a result approximately every 500 milliseconds. Unfortunately, the microphone posed a significant problem in analog electronics. The amplifier and microphone implementation was designed experimentally. Due to these analog difficulties, the tuner had difficulty tuning an actual guitar. We believe this is in part due to the complex waveform, as well as rapid drop off in strength of the guitar's note. We tried to use a speaker to output a continuous amplitude note, and the tuner's performance was slightly better, although still not completely reliable. If a signal generator is directly hooked up to the A/D converter, then performance is near perfect.

Changes From the Original Proposal:

Our initial proposal suggested the usage of 7 LEDs. We thought that the 7 LEDs could give an accurate idea of the sharpness/flatness of the note. An improvement was made later when we added an eighth LED to show whether or not the frequency that was being played was out of range of the tuner's ability. Furthermore, for aesthetic appeal, we used different colors for the LEDs. The green center LED indicates "in tune", the six red LEDs indicate degree of flatness/sharpness. The out of range LED is yellow.

Future Recommendations:

Future recommendations for this project are related to increasing the resolution of the tuner. This can be done in two ways. The first would be to increase the number of points in the FFT (therefore also increasing the number of A/D samples). If this is done properly, higher resolution is possible; unfortunately, this approach requires a new method of addressing. The FFT algorithm that we used can only handle 256 different pieces of data because the bit reversal operation depends on byte long addresses. A simpler approach to this dilemma is to further slow down the A/D conversion. This would end up giving a smaller range of tuning ability, but it would give better resolution to the frequency peaks. Another possible improvement would be an automatic gain control for the microphone. Unfortunately, neither of us knows how to implement a proper AGC circuit. Finally, it would not take long to make an auto-tuning device; this could be implemented using a comparison loop for all of the valid frequencies. Only the frequency that the played note is actually closest to would be used for tuning calculations. Finally, our project can tune to any note within its frequency range, so modifying this tuner to tune a piano or trumpet would not be terribly difficult.

Comical Side Note:

Once we got the guitar back to a commercial tuner, we realized that the guitar was more out of tune than it had been before we had used our tuner on it.

References

R. Lord, "Fast Fourier for the 6800." *Byte*, February 1979, pp. 108-119.
 <u>ftp://ftp.stanford.edu/class/ee281/WWW97/routines/ffthc11.asm</u> for FFT code

Parts List

Components used in the tuner include:

Part	Source	Vendor Part #	Price
Microphone Element	MarVac on Holt Ave.	10-84	\$2.79
411 Op-Amp	Electronics Lab		

Table 4: Parts List

Appendices

68HC11 ASM code listing:

0001 *	* - tuner.asm
0002 *	• - A 68HC11 program to continuously sample an
0003	* input waveform, obtain its fourier spectrum,
0004 *	and output frequency information on parallel
0005 *	port B.
0006 *	* - By Rohit Mishra and Mark Wang
0007 *	for E157, Harvey Mudd College
0008 *	* - 12/9/99
0009 *	•
0010 *	• - One loop of the program runs in several stages.
0011 *	First, an input is acquired from an A/D channel
0012	on PE7. 256 1-byte samples are taken and stored
0013 *	* memory locations \$DD00 - \$DDFF.
0014	k .
0015	Secondly, a 256 point FFT is performed on the
0016	sample space. The FFT algorithm was implemented
0017	by Ron Williams of Ohio University; his comments
0018 *	* appear below.
0019 *	*
0020	After the FFT has been calculated, the location
0021 *	in memory of the strongest frequency is found.
0022	Its position relative to the DC component of the
0023	FFT is determined and written to parallel port B.
0024	k la
0025	Before looping back to acquire another input
0026	sample, the stack pointer is reset to a
0027	specific value so as to ensure safe infinite
0028	' looping.
0029	
0030 *	 fast fourier transform for the 68HC11
0031	originally written by:
0032	
0033 *	Ron Williams
0034	Department of Chemistry
0035	Ohio University
0036	Athens, OH 45701
0037	
0038 *	- Excerpts of Ron Williams' comments:
0039 *	This is a modification of the 6800 FFT presented by:
0040 *	Richard Lord
0041 *	Byte Magazine, pp. 108-119
0042 *	February 1979
0043 *	
UU44 *	My version is written in ROMable code for the HC11.
UU45 *	It uses a sine look-up table for speed and can only
UU46 *	transform 256 8-bit data points. The program
UU47 *	assumes that the address of the real data is pushed
VU48 *	on the stack prior to the call and that a 256 byte
0049 *	imaginary butter is at data+256 therefore you must
0050 *	declare a 512 byte data array in the calling routine
0051 *	and load the lower 256 bytes with data. The FFT
0052 *	will zero out the imaginary portion. Also note that
0053	the FFT uses memory in the stack RAM for its dynamic

0054 0055 0056 0057 0058 0059 0060 0061 0062 0063 0064 0065	<pre>* variables and the FFT returns a value on the stack * which contains the number of times the data was * divided by 2 during transform. * * * * * * * * * * * * * *</pre>
0067	*
0068	
0069	
0070 0000	return equ O
0071 0002	real equ 2
0072 0004	ceinm equ 4
0073 0005	pairpm equ 6
0075 0007	celdis equi 7
0076 0008	delta equ 8
0077 0009	sclfct equ 9
0078 000a	cosa equ \$0A
0079 000b	sina equ \$0B
0080 000c	sinpt equ \$0C
0081 000e	reall equ ŞUE
0082 0010	realz equ \$10
0083 0012	timag egu \$13
0085 0014	tmp equ \$14
0086 0015	tmp2 equ \$15
0087 dd00	data equ \$DD00 * beginning of 256-byte data block
0088 df00	save equ \$DF00 * where the strongest freq location
0089	* is written
0090 1004	portb equ \$1004 * parallel port B
0091	
0092	* REGISTERS AND MASK FOR A/D SUBROUTINE
0094 1030	atdetr equ \$1030 *ADCTL register
0095 0080	ccfset equ \$80 *test mask for CCF
0096	- ·
0097	
0098 c000	org \$C000
0099	
0100	*****
0101	* FFT routine
0102	fft tay top of stack for frame pointer
0104 c001 8f	xadx to be placed in X
0105 c002 83 00 18	subd #\$18 subtract offset to make room
0106 c005 8f	xgdx X now has frame pointer
0107 c006 18 38	puly get return address
0108 c008 la ef 00	sty return,X save it
0109	* puly get data address
0110	* sty real,X save it

0111 c00b 18 ce dd 00 ldy #data 0112 c00f la ef 02 real,X sty 0113 c012 6f 09 clr sclfct,X zero scale factor 0114 c014 18 08 iny inc y for imag data 0115 c016 5f clrb 0116 c017 18 6f ff zero clr \$FF,Y note special place of imag 0117 c01a 18 08 inv 256 above data 0118 c01c 5a decb 0119 c01d 26 f8 bne zero 0120 0121 c01f bd c2 b4 jsr a2d * collect input data 0122 0123 0124 * must do bit sorting before transforming 0125 0126 c022 c6 fe ldab setup start for bit reversal #\$FE 0127 c024 86 08 revbit ldaa #08 get # of bits to reverse 0128 c026 37 pshb save address offset 0129 c027 56 rorb rotate b right - bit to carry rev1 0130 c028 69 14 rol tmp,X rotate left - carry bit in 0131 c02a 4a deca decrement counter 0132 c02b 26 fa bne go back if not done rev1 0133 c02d 33 get unshifted address pulb 0134 c02e 37 save copy pshb 0135 c02f e1 14 tmp,X check to see if already done cmpb 0136 c031 25 1c bcs noswap if so don't swap bytes 0137 c033 la ee 02 swap ldy real,X get data address 0138 c036 18 3a add to base address aby 0139 c038 18 a6 00 ldaa 0,Y get value 0140 c03b 18 3c pshy store away 0141 c03d 1a ee 02 ldy real,X get base again get shifted address 0142 c040 e6 14 ldab tmp,X 0143 c042 18 3a add to base aby 0144 c044 18 e6 00 ldab Ο,Υ get second member 0145 c047 18 a7 00 Ο,Υ put away first member staa 0146 c04a 18 38 get first address puly 0147 c04c 18 e7 00 0,Y put second member in first slot stab 0148 c04f 33 get current address back noswap pulb 0149 c050 5a decb decrement it 0150 c051 26 d1 revbit do next if not done bne 0151 0152 * special case of first pass of FFT 0153 0154 c053 bd c1 4d jsr scale 0155 c056 la ee 02 ldv real,X set up data pointer get number of cells 0156 c059 86 80 ldaa #128 0157 c05b a7 14 store in temp staa tmp,X 0158 c05d 18 a6 00 fpss ldaa 0,Y get RM 0159 c060 18 e6 01 ldab 1,Y get RN 0160 c063 36 psha make copy 0161 c064 lb aba RM'=RM+RN 0162 c065 18 a7 00 staa Ο,Υ save back in data array 0163 c068 32 pula get RM again 0164 c069 10 sba RN'=RM-RN 0165 c06a 18 a7 01 staa 1,Y put away 0166 c06d 18 08 iny point to next pair 0167 c06f 18 08 iny

0168 0169	c071 c073	6a 26	14 e8				dec bne	tmp,X fpss	decrement # cells go back if not done
0170 0171						* * now	the FFT p	proper for	passes 2 thru N
0172	c075	86	40			four	ldaa	#64	# of cells is now 64
0174	c077	a7	04				staa	celnm,X	store
0175	c079	a7	08				staa	delta,X	so is delta
0176	c07b	86	02				ldaa	#02	number of pairs is 2
0177	c07d	a7	06				staa	pairnm,	X
0178	c07f	a7	07				staa	celdis,	X so is distance between
0179	c081	bd	c1	4d		npass	jsr	scale	check for over-range
0101	a004	06	0.0			ldee	#¢00	* at	and to DC and \$40
	CU04	00 167	00 22	00		Iuaa	#\$UU	518 " 518 -	t (our bug fir for
	~000	ע הס	44 14	40		ataa	SLaa	şuu 00	wohleng in Williams
0183	C089	10	aa	40		*	şaa40	r pl in	mplementation)
0185	c08c	аб	04				ldaa	celnm,X	get current cell #
0186	c08e	a7	05				staa	celct,X	store at cell counter
0187	c090	1a	ee	02			ldy	real,X	
0188	c093	1a	ef	0e			sty	real1,X	get copy of data
0189	c096	18	ce	cl	b4	ncell	ldy	#sintab	get address of sines
0190	c09a	1a	ef	0c			sty	sinpt,X	save copy
0191	c09d	aб	06				ldaa	pairnm,	X get current pairnm
0192	c09f	36				npl	psha		save pair counter
0193	c0a0	18	аб	00			ldaa	Ο,Υ	get cosine
0194	c0a3	18	еб	40			ldab	64,Y	get sine
0195	c0a6	a7	0a				staa	cosa,X	save copy
0196	c0a8	e7	0b				stab	sina,X	ditto
0197	c0aa	1a	ee	0e			ldy	real1,X	point to top of data
0198	c0ad	eб	07				ldab	celdis,	X get current offset
0199	c0af	18	3a				aby		add to Y for current
0200	c0b1	la	ef	10			sty	real2,X	copy it
0201	c0b4	18	a6	00			ldaa	0,Ү	get data point rn
0202	c0b7	36	•				psha		copy it
0203	c0b8	e6	0a	~ ~			Idab	cosa,X	get cosine
0204	cuba	bd	CL	92			jsr	smul	rn*cos(a)
0205		a/	ΤZ				staa	treal,X	
0206	CUDI	32	01-				pula		get copy of rn
0207	CUCU	60 bd	00	0.0				sina,x	get sin(a)
0208	CUCZ	ba		92			Jsr	siliui timaa V	rn-Sin(a)
0209	C0C5	d./ 10	1 J				staa	LIMAG, A	store imaginary tmp
0210		18	00 26	ff			ldaa	ਵਿਸੂਸ V	get imaginary data
0211		36	au	ΤT			ngha	ŞFF,I	get imaginary data
0212	c0cd	20	٥b				ldah	gina V	get gin(a)
0213		eo bd	0D c1	92			ier	SINA,A	$\frac{1}{2}$
0215	c0d2	bu ah	12	22			adda	troal V	III SIII(a)
0215		aD a7	12				staa	treal X	tr=rn*cos + in*sin
0210		32	12				pula	cicai, A	get data back
0218	c0d7	еĥ	0a				ldab	cosa X	get cosine
0219	c0d9	bď	c1	92			isr	smul	in*cos(a)
0220	cOdc	a0	13				suba	timag.X	ti=in*cos-rn*sin
0221	c0de	a7	13				staa	timag.X	
0222	c0e0	1a	ee	0e			ldv	real1.X	
0223	c0e3	18	a6	00			ldaa	00,Y	get rm
0224	c0e6	16	-	-			tab		save a copy

0225	c0e7	ab	12			adda	treal,X	rm'=rm+tr
0226	c0e9	18	a7	00		staa	00,Y	store new rm
0227	c0ec	e0	12			subb	treal,X	rn'=rm-tr
0228	clee	1a	60	10		ldv	real2 X	
0220	c0f1	18	<u>م</u> 7	00		gtah	10012	store new rn
0220		1 2	00	00		ldv	$r_{00,1}$	Score new in
0230	-057	10	ee	UE		iuy	Ieall,A	
0231	CUI/	18	08	•		iny		
0232	CUI9	⊥a	ei	0e		sty	reall,X	save reall for nxt
0233	c0fc	18	a6	ff		ldaa	\$FF,Y	get im
0234	cOff	16				tab		save copy
0235	c100	ab	13			adda	timag,X	im'=im+ti
0236	c102	18	a7	ff		staa	\$FF,Y	put back in array
0237	c105	1a	ee	10		ldy	real2,X	
0238	c108	18	08			iny		
0239	c10a	e0	13			subb	timag,X	in'=im-ti
0240	c10c	18	e7	ff		stab	ŚFF.Y	put back in array
0241	c10f	1a	ee	0c		ldv	sinpt.X	
0242	c_{112}	-6	08			ldab	delta X	increment sine ontr
0212	c114	18	3 -			aby	acrea, n	incremente bine piter
0245	a116	10	of	0.0		aby	ainnt V	
0244	-110	1a	er	00		sty	sinpt, A	save away
0245	CI19	32				pula		
0246	CIIA	4a	~ ~			deca	-	dec pair counter
0247	CIID	26	82	_		bne	npl	
0248	clld	1a	ee	0e	arl	ldy	real1,X	
0249	c120	еб	07			ldab	celdis,X	
0250	c122	18	3a			aby		
0251	c124	1a	ef	0e		sty	real1,X	
0252	c127	бa	05			dec	celct,X	
0253	c129	27	03			beq	ar3	
0254	c12b	7e	с0	96		ami	ncell	
0255	c12e	64	04		ar3	lsr	celnm.X	half cells
0256	c130	27	09			bea	finish	done when all cells
0250	c132	68	06			agl	nairnm X	double pairs
0257	a124	60	07			agl	goldia V	twice og for oport
0250	a126	61	07			lar	delta V	dolto is holf
0259	CI30	64 7-	08	0.1		ISE	della,X	
0260	CT38	/e	CU	81		Jmp	npass	one more time!
0261	1 0 1		-		<u></u>			
0262	cl3b	bd	с3	2c	finish	jsr a	bsval	* get absval of all points
0263	c13e	bd	с3	51	jsr	largest	* find st	rongest freq
0264					*		t	the frequency position
0265					*		i	s now saved in \$DF01.
0266								
0267	c141	bб	df	01	ldaa	\$DF01 *	load the	strong frequency into A
0268	c144	b7	10	04	staa	portb *	write the	e value to portb
0269					*	-	(sends it out through port B)
0270							·	517
0271	c147	8e	00	4a	lds	#\$004A	* set	stack pointer
0272	c14a	70	с0	00	100	imp f	ft * loc	o the program forever
0272	Стта	10	CU	00		Jup	10 100	p the program torever
0273					*			
0274								
0275					* Subro	outine io	or catchin	g overscaled data
0276		-			^ <u>-</u>			
0277	cl4d	la	ee	02	scale	Idy	real,X	start at top of data
0278	c150	сб	ff			ldab	#\$FF	
0279	c152	18	3a			aby		top of data
0280	c154	18	3a			aby		top or imag
0281	c156	18	80			iny		need two more

0282	c158	18	08			iny			
0283	c15a	86	с0			ldaa	+	‡\$C0	-64
0284	c15c	сб	40			ldab	+	‡\$40	+64
0285	c15e	18	al	00	top	cmpa	(),Ү	check for minimum
0286	c161	25	05		-	blo	r	nxt	if more negative fix
0287	c163	18	e1	00		damo	(),Ү	check for too big
0288	c166	25	0.8			has		scl	go fix it
0280	c168	18	na		nvt	dev		501	bump pointer
0200	a16a	10	20	0.2	IIAC	any a	roal	l v	dono when beth
0290	alca	1a 26	ac	02		cpy 1	real	L,A	done when both
0291	2160	20	er			bne	ι	Job	Imag and data done
0292	CT0I	39			_	rts			
0293	c170	6C	09		scl	inc	5	sclict,X	keep track of scale
0294	c172	la	ee	02		ldy	נ	real,X	set up pointer
0295	c175	сб	ff			ldab	‡	‡\$FF	
0296	c177	18	3a			aby			
0297	c179	18	3a			aby			
0298	c17b	18	08			iny			
0299	c17d	18	08			iny			
0300	c17f	18	aб	00	scl1	ldaa	(),Ү	get data
0301	c182	8b	80			adda	ŧ	±\$80	make positive
0302	c184	44	00			lera		1400	divide by two
0305	a195	80	10			guba	+	+¢10	nut back
0203	a107	10		0.0		ataa	t C	+940 N V	atoro away
0304		10 10	a /	00		SLaa	C	J,1	Store away
0305	CI8a	18	09			dey		7	bump poincer
0306	CT8C	la	ac	02		сру	נ	real,X	done when both
0307	c18±	26	ee			bne	2	scll	imag and data done
0308	c191	39				rts			
0309					*				
0310					* the HC	11 mul	ltip	ly must	be modified to handle
0311					* negati	ve dat	ca		
0312					*				
0313	c192	a7	14		smul	staa	t	tmp,X	copy multiplier
0314	c194	e7	15			stab	t	.mp2,X d	ditto multiplicand
0315	c196	4d				tsta			check sign of multiplier
0316	c197	2a	05			bpl	5	sk1	skip negation
0317	c199	40				nega			1 5
0318	c19a	29	16			bys	ç	sko	check for \$80
0319	c19c	27	14			hea	- -	sko	check for zero
0320	a19a	53			ak1	tath		5110	abaak multiplier sign
0320		22	05		SKI	hnl	_	-le 0	CHECK MULCIPILEI SIGH
0321		za ro	05			nearp	2	SKZ	
0322	CIAL	20	0 -			liego		1	
0323	ciaz	29	ue			bvs	5	зко	CHECK IOT \$80
0324	cla4	27	0C			beq	5	sko	
0325	cla6	3d			sk2	mul			do multiplication
0326	cla7	89	00			adca	‡	‡0	8 bit conversion
0327	cla9	48				asla			and correct for sine
0328	claa	еб	15			ldab	t	.mp2,X	get original multiplicand
0329	clac	e8	14			eorb	t	tmp,X	check for result
0330	clae	2a	01			bpl	C	out	
0331	c1b0	40				neqa			result is negative
0332	c1b1	39			out	rts			2
0333	c1b2	4f			sko	clra			return zero to main
0334	c1b3	39			_	rts			
0335	5105	22			*	200			
0222					* now fo	r tha	ain	e look ,	ın tahle
0227					*				
0338					gintah				
0220					STILCAD				

0339	c1b4 7f 7f 7f 7e 7d 7d 7c	7f	7e	7e	fcb	127,	127,	127,	127,	126,	126,	126,	125,	125,	124
0340	clbe 7b 7a 7a 75 74 73 71	79	78	76	fcb	123,	122,	122,	121,	120,	118,	117,	116,	115,	113
0341	clc8 70 6f 6d 66 64 62 60	6b	ба	68	fcb	112,	111,	109,	107,	106,	104,	102,	100,	98,	96
0342	cld2 5e 5c 5a	58	55	53	fcb	94,	92,	90,	88,	85,	83,	81,	78,	76,	73
0343	cldc 47 44 41	3f	3c	39	fcb	71,	68,	65,	63,	60,	57,	54,	51,	49,	46
0344	cle6 2b 28 25	22	1f	1c	fcb	43,	40,	37,	34,	31,	28,	25,	22,	19,	16
0345	clf0 0c 09 06	03	00	fd	fcb	12,	9,	б,	3,	0,	-3,	-б,	-9,	-12,	-16
0346	clfa ed ea e7	e4	e1	de	fcb	-19,	-22,	-25,	-28,	-31,	-34,	-37,	-40,	-43,	-46
0347	c204 cf cd ca	c7	c4	c1	fcb	-49,	-51,	-54,	-57,	-60,	-63,	-65,	-68,	-71,	-73
0348	c20e b4 b2 af	ad	ab	a8	fcb	-76,	-78,	-81,	-83,	-85,	-88,	-90,	-92,	-94,	-96
0349	c218 9e 9c 9a	98	96	95	fcb	-98,	-100,	-102,	-104,	-106,	-107,	-109,	-111,	-112,-	-113
0350	c222 8d 8c 8b	8a	88	87	fcb	-115,	-116,	-117,	-118,	-120,	-121,	-122,	-122,	-123,-	-124
0351	c22c 83 83 82	82	82	81	fcb	-125,	-125,	-126,	-126,	-126,	-127,	-127,	-127,	-127,-	-127
0352	c236 81 81 81 82	82	82	83	fcb	-127,	-127,	-126,	-126,	-126,	-125,	-125,	-124,	-123,-	-122
0353	c240 86 87 88	8a	8b	8c	fcb	-122,	-121,	-120,	-118,	-117,	-116,	-115,	-113,	-112,-	-111
0354	c24a 93 95 96	98	9a	9c	fcb	-109,	-107,	-106,	-104,	-102,	-100,	-98,	-96,	-94,	-92
0355	9e a0 a2 a4 c254 a6 a8 ab	ad	af	b2	fcb	-90,	-88,	-85,	-83,	-81,	-78,	-76,	-73,	-71,	-68
0356	b4 b7 b9 bc c25e bf c1 c4	c7	ca	cd	fcb	-65,	-63,	-60,	-57,	-54,	-51,	-49,	-46,	-43,	-40
0357	ci d2 d5 d8 c268 db de el	e4	e7	ea	fcb	-37,	-34,	-31,	-28,	-25,	-22,	-19,	-16,	-12,	-9
0358	ed f0 f4 f7 c272 fa fd 00	03	06	09	fcb	-6,	-3,	Ο,	3,	б,	9,	12,	16,	19,	22
0359	c27c 19 1c 1f	22	25	28	fcb	25,	28,	31,	34,	37,	40,	43,	46,	49,	51
0360	2b 2e 31 33 c286 36 39 3c	3f	41	44	fcb	54,	57,	60,	63,	65,	68,	71,	73,	76,	78
0361	47 49 4c 4e c290 51 53 55	58	5a	5c	fcb	81,	83,	85,	88,	90,	92,	94,	96,	98,	100
0362	5e 60 62 64 c29a 66 68 6a	6b	6d	6f	fcb	102,	104,	106,	107,	109,	111,	112,	113,	115,	116
0363	70 71 73 74 c2a4 75 76 78	79	7a	7a	fcb	117,	118,	120,	121,	122,	122,	123,	124,	125,	125
0364	76 7c 7d 7d c2ae 7e 7e 7e 7e	7f	7£	7f	fcb	126,	126,	126,	127,	127,	127				
0365					****	*****	*****	****	* * * * * *	* * * * *	*****	* * *			
0367					* A/D	conve	ersior	n rout	tine f	Eor o	btain	ing			
0368					* 256	sampl	les or	n chai	nnel I	PE7.	This	~			
0369					* rou	tine s	sample	es at	a rat	ce of	about	t			
0370					* 1.8	kHz.									

0371 * Modified registers are A,B,Y 0372 0373 a2d 0374 c2b4 36 psha 0375 c2b5 37 pshb 0376 c2b6 18 3c pshy 0377 0378 c2b8 18 ce dd 00 ldy #data *set y=\$dd00 0379 0380 0381 * Initialize A/D register values 0382 0383 c2bc 86 80 ldaa #\$80 *A=10000000 0384 c2be b7 10 39 staa option *ADPU = 1, CSEL = 0 for OPTION register 0385 c2c1 86 07 ldaa #\$07 *SCAN=0, MULT=0, input channel for A/D=PE7 0386 0387 c2c3 c6 00 ldab #0 *set initial value of B to 0 0388 0389 c2c5 18 3a cklp * add 1 (B=1 after a loop iteration) aby * 0390 to the data block pointer 0391 c2c7 18 8c de 00 #data+256 * compare Y to \$DE00 сру 0392 c2cb 27 5a adone * if they are equal, we have collected beq * 0393 256 samples * 0394 so exit the routine 0395 * 0396 * Series of 8 128 clock cycle delay loops 0397 * to slow down the sampling rate 0398 0399 0400 staa atdctr * write the adctl register to begin 0401 c2cd b7 10 30 0402 an A/D conversion 0403 c2d0 f6 10 30 * load atdctr and wait until wait1 ldab atdctr 0404 * CCF flag is set 0405 c2d3 c4 80 andb #ccfset * bitwise ANDs atdctr with #\$80, sets Z=0 0406 when CCF is set * 0407 B=\$80 if CCF set (Z=0), B=\$00 if CCF * 0408 clear (Z=1) 0409 c2d5 27 f9 beq wait1 * if CCF is clear, run this loop again * 0410 if CCF is set, then proceed * 0411 to next delay 0412 0413 c2d7 b7 10 30 staa atdctr ldab atdctr 0414 c2da f6 10 30 wait2 andb #ccfset 0415 c2dd c4 80 0416 0417 c2df 27 f9 beq wait2 0418 0419 c2e1 b7 10 30 staa atdctr 0420 c2e4 f6 10 30 wait3 ldab atdctr andb #ccfset 0421 c2e7 c4 80 0422 0423 c2e9 27 f9 beq wait3 0424 0425 c2eb b7 10 30 staa atdctr 0426 c2ee f6 10 30 wait4 ldab atdctr 0427 c2f1 c4 80 andb #ccfset

0428 0429 c2f3 27 f9 beq wait4 0430 staa atdctr 0431 c2f5 b7 10 30 0432 c2f8 f6 10 30 ldab atdctr wait5 0433 c2fb c4 80 andb #ccfset 0434 0435 c2fd 27 f9 wait5 beq 0436 0437 c2ff b7 10 30 staa atdctr 0438 c302 f6 10 30 wait6 ldab atdctr 0439 c305 c4 80 andb #ccfset 0440 0441 c307 27 f9 beq wait6 0442 0443 c309 b7 10 30 staa atdctr 0444 c30c f6 10 30 wait7 ldab atdctr 0445 c30f c4 80 andb #ccfset 0446 0447 c311 27 f9 beq wait7 0448 staa atdctr 0449 c313 b7 10 30 0450 c316 f6 10 30 wait ldab atdctr andb #ccfset 0451 c319 c4 80 0452 0453 c31b 27 f9 beq wait * if CCF is set, then proceed to get A/D results 0454 0455 c31d f6 10 31 ldab atdctr+1 * read from ADR1 into B 0456 c320 18 e7 00 stab \$00,Y * store B into data block 0457 * load 1 into B 0458 c323 c6 01 ldab #1 0459 c325 20 9e * take another sample bra cklp 0460 0461 c327 18 38 adone puly 0462 c329 33 pulb 0463 c32a 32 pula 0464 c32b 39 rts 0465 0466 0467 * Routine to rewrite the FFT data block 0468 * with absolute values of all bytes 0469 * modifies registers Y and B 0470 0471 c32c 18 3c absval pshy 0472 c32e 37 pshb 0473 0474 c32f 18 ce dd 00 #data * Y=\$DD00 ldy 0475 c333 18 8c de 00 all256 cpy #data+256 * compare pointer to \$DDE0 0476 c337 27 14 beq bdone * if so, we're done converting 0477 0478 c339 18 e6 00 ldab \$00,Y * load the value at the pointer andb #\$80 * bitwise AND with \$80 mask 0479 c33c c4 80 0480 if the value was negative, the result * 0481 is nonzero (Z=0) * 0482 if the value was positive, the result * 0483 is zero (Z=1) beq 0484 c33e 27 09 ignore * ignore manipulating this value if

0485						*	its MSB is already O
0486							
0487	c340	18	еб	00		ldab	\$00,Y * reload the value into B (AND overwrote it)
0488	c343	53				comb	* flip bits of the value
0489	c344	cb	01			addb	#1 * add 1 to the flipped value
0490	c346	18	0∓ ⊖7	00		stab	\$1 and 1 to the positive value back
0190	0510	τU	07	00		*	to the data block
0401							to the data brock
0402	a240	10	00			ianoro	inv tingroment the data block pointer
0495	~245	70 T0	00			LAND	allace
0494	0340	20	60			Dra	d11250
0495	- 24-1	<u></u>				11	
0496	C34a	33	20			baone	pulp
0497	C34e	18	38			puly	
0498	C350	39				rts	
0499							
0500						* * * * * * *	***************************************
0501						* Routi	ine to find the strongest frequency
0502						* in th	he FFT. It only looks at the first
0503						* 127 d	data points after DC because the
0504						* 256-p	point FFT is symmetric (excluding
0505						* the D	DC component)
0506						*	
0507						* The m	memory location of the highest FFT
0508						* value	e is saved to \$DF00, so
0509						* the f	frequency position relative to DC
0510						* is fo	ound at \$DF01.
0511						*	
0512						* modif	fies registers A and Y
0513						******	******
0514	c351	36				largest	st psha
0515	c352	18	3c			pshy	-
0516	c354	b6	dd	01		ldaa	data+1 * load first non-DC data value in A
0517	c357	18	ce	dd	7f	ldv	#SDD7F * number of values to check
0518						*	(= address of last value)
0519	c35b	18	a1	00		1000	cmpa 0.Y * compares value in A to value
0520	0000	ŦŬ	ar	00		*	nointed at by Y
0520	c35e	20	07			hae	jump * if $A \ge V$ then skip loading V into A
0521	C350	18	ə 6	00		ldaa	0×10^{-1} A value pointed to by X into A
0522	a262	10	a0 ff	df	0.0	atu	and the memory legation of the
0523	0303	ΤO	ΤL	ur	00	sly *	save save the memory location of the
0524	~ 2 6 7	10	0.0				largest value to SDF00
0545		10 10	09	ನನ	01	Juilip	ucy Holta 1 * company pointor to
	0309	ΤQ	80	ad	0 T	т сру	#uala+1 * compare pointer to
0527	263	0.0				1	the beginning (SUDUI)
0528	C36d	26	ec			pne	100p ^ 11 Y 15 NOT = tO \$DDUI then loop again
0529	255	1 0	2.2			-	
0530	C361	Τ8 18	38			pu⊥y	
0531	c371	32				pu⊥a	
0532	c372	39				rts	

FPGA Verilog Modules:

See attached.