Abstract

The overarching goal of this project was to create an LED fan, a device that produces an image of some sort by flashing leds rapidly as the fan rotates. We purchased a motor, an LED strip, a slip ring, a motor hub, a magnet and a Hall effect sensor. Using these components and some raw materials, we constructed a fan with an LED strip attached to one end of the blade. We then wrote Verilog code to control the led strip and C code to control the motors and tell the FPGA when the LEDs should pulse and reset. This allowed us to not only fulfill the project requirement of creating an interesting device that uses the FPGA, ATSAM, and new hardware, but also do a project that we felt produced a really cool end product.

Introduction

Motivation

This project was motivated by us thinking about a problem that would allow us to do some machining as well as possibly some sort of visualization with music. This ended up being relatively complicated after some initial research, so it was pared down to machining some hardware that would also have some visualization. The idea of an LED fan was proposed and after research and discussions with Professor Harris, we moved forward with this idea. We think LED fans are a really cool product and initially we weren't sure just how difficult it would be, but believed that we could finish in the time allotted.

Block Diagram



Figure 1: Overall System Block Diagram

Overview

In terms of hardware, the parts we had to work with were a motor with a 25 mm outer diameter, a motor hub for the 4mm output shaft of the motor, and a slip ring with a 22mm outer diameter with a flange. First, we machined a block of aluminum to the dimensions shown in Appendix A. This served as the main housing for the motor, giving it the height needed as well as rigidity to prevent any sort of large scale vibrations damaging our set up. We then machined the holes into the front plate shown in Appendix B. This front plate has the same screw pattern as the front of the motor, allowing us to use the front plate to connect the motor housing securely to the motor. We then created the aluminum post shown in Appendix C which served as a support for the slip ring. The holes at the top of the post served to connect to the laser cut piece shown in Appendix D which directly connects the flange of the slip ring. The fan itself was also machined by laser cutting the simple profile shown in Appendix E, with the hole pattern in the center of the fan blades matching that on the motor hub. The full assembly, sans the motor, slip ring, motor hub and fan blades is shown in Appendix F

New Hardware

LED Strip

The LED strip we chose was a Pololu addressable RGB LED strip [1] that we cut to 10 LEDs. The strip required a VCC between 5V and 3.5V. We expected each LED to draw a maximum of 40 mA (at maximum R, G, and B intensities), so with 10 LEDs all on we expected to draw 400 mA of current.

The FPGA controls the led strip using the SK6812 single line digital communication protocol. The full communication protocol is linked in Appendix G, but the key part of the protocol is displayed in figure 2.

тон	0 code, high level time	0.3µs	$\pm 0.15 \mu s$
TOL	0 code, low level time	0.9µs	\pm 0.15 μ s
тін	1 code, high level time	0.6µs	$\pm 0.15 \mu s$
TIL	1 code, low level time	0.6µs	$\pm 0.15 \mu s$
Trst	Reset code, low level time	80µs	

10.	The data	transmission	time	(TH+TL=1.	.25µs±600ns):
-----	----------	--------------	------	-----------	---------------

11. Timing waveform:



Figure 2: SK6812 Communication Protocol

As can be seen from the figure, if we want to send a 0, we need to send high for 0.3 µs, followed by low for 0.9µs. If we want to send a 1 instead, we need to send high for 0.6 µs followed by low for 0.6µs. This leads itself rather intuitively to the FPGA design of having the bit current bit being sent control a multiplexer that contains in it either a 4'b1000 or 4'b1100, and have those bits shifted out on 0.3µs intervals. In terms of the bits themselves, an image is first created in Photoshop with 100x10 pixel dimensions. This is exported as a jpeg of maximum size. The jpeg is then processed by a python script which separates the image into individual R,G, and B channels, and then takes each channel and converts it from a 10x100 matrix to a 1x1000 vector. The zeroth position is first pixel in the first column and it goes column by column, meaning positions 0-9 are the first column, 10-19 are the second column and so on. These vectors is exported as a .txt file and loaded into memory by Quartus. This results in 3 separate memory banks of size 8x1000 with each bank containing the bit values for a single color channel. These bits are shifted out with the appropriate waveforms as shown above. The process is described in more detail in the FPGA Design section.

Gearmotor

To spin the LED fan at sufficient speeds, we decided to use a brushed DC gearmotor. We selected a Pololu low-power brushed DC gearmotor with a 4.4:1 gearbox and a built-in quadrature encoder [2].

The quadrature encoder on the motor has 48 total counts per revolution (posedge and negedge of two encoder outputs). Thus, one encoder output has 12 posedge counts per

revolution. With 4.4 revolutions per one full shaft rotation, this means that one encoder output will have 52.8 counts per revolution.

To supply sufficient power to the Gearmotor, a motor driver circuit was used, with help from Sparkfun's PWM motor tutorial [3]. A TIP31A NPN transistor [4] was used, and current was controlled with a base resistor of 680 Ohms. The motor driver circuit ensures that the PWM signal from the ATSAM drives enough current to the motor to overcome its stall current. The circuit is shown in Figure 3 in the Schematics section.

With experimentation, it was found that the motor needed an initial spin or initial application of 5 V dc to consistently overcome the stall current before the PWM signal could drive the motor alone. Thus, a SPST switch button was placed between the base and the collector of the transistor. Each time the circuit is powered, the button is pressed briefly to connect the motor to 5V dc and start it.

Hall Effect Sensor and Magnet

To be able to detect the absolute position of the LED fan, we decided to use a Hall effect sensor and a Magnet. The sensor we picked was a Melexis US5881LUA Hall switch [5], and the magnet we picked was a 1 mm thick, 12 mm diameter neodymium magnet [6]. The hall switch required 5VCC and GND for power. It was south-pole polarized. When no magnetic field was detected, the hall switch output 500mV; when a south-polarized magnetic field was detected, the hall switch output 0mV. From testing, it was found that the hall switch triggered low when the south pole of the magnet was within 4 mm of the south-pole-side of the hall switch.

Two magnets were stacked and taped to the opposite acrylic fan blade as the LED strip, to provide a counterweight to the LED strip. The hall switch was placed on the base of the mount below and behind the fan blade so that as the fan swung the magnets would be close enough in proximity to the hall switch to trigger it on each rotation.

As shown in Figure 3 in the Schematics section, a non-inverting gain operational amplifier [7] was used to raise the output levels of the hall switch up to 3.3V logic required by the ATSAM, which received the resulting signal through GPIO. The TL081CP dual-rail op amp was used, requiring +-5Vdc [8]. A gain of 3.3/0.5=6.6 was required, so a 660 kOhm resistor and a 100 kOhm resistor were used for R2 and R1, respectively.

Schematics



Figure 3: External Hardware Schematic



Figure 4: FPGA Logic Schematic

Microcontroller Design

The ATSAM was responsible for controlling the motor speed, obtaining a sense of the motor's speed from the motor's onboard encoder, and sending appropriately timed control signals to the FPGA.

For controlling the motor speed, the Pulse Width Modulation (PWM) peripheral was configured and used. At the beginning of the project, we anticipated a need to use multiple peripherals, so the main addition to the existing PWM header file was functionality for activating multiple PWM channels. In the final implementation, PWM channel 1 was used to control the motor. This corresponds to pin PA24 (see Schematics section). PWM channel 1 was initialized to output a 10,000Hz/60 period signal at a 32/60=53.33% duty cycle, sufficient for driving the motor at a consistent speed.

For obtaining a sense of motor speed from the motor's encoder, the ATSAM's Timer Counter (TC) peripheral was utilized. The accessible TC0 peripheral and its three timer counter channels TC0, TC1, and TC2 were activated and configured in various modes. TC0 was kept in default waveform mode to enable precise and accurate control of delays. TC1 and TC2 were configured in capture mode to count positive edges of selected clock signals. TC1 was configured to select external clock XC1, which was connected to the encoder output of the motor. TC1 would count the edges of the encoder; each time the Hall effect sensor signal (hall

pin low) was detected and the LED strip had completed one full rotation, the ATSAM would check the counter value to verify the encoder had recorded a full revolution, then TC1's counter would be reset to 0. TC2 was configured to select internal clock MCK/128, a 312500Hz internal clock signal. TC2's counter value would also be recorded and reset each time the Hall effect signal (hall pin low) was detected. A function would take the recorded counter value of one full rotation and known MCK/128 frequency, and calculate the motor's RPM.

Finally, the ATSAM was responsible for sending appropriately timed control signals to the FPGA to ensure that the LED strip was updated and reset correctly. The ATSAM was configured with two GPIO output pins to send 100us reset and load pulses. These signals were timed using TC's microsecond delay function. The ATSAM would pulse reset initially to communicate to the FPGA to prepare to send the first set of LED control data to the LED strip. Afterwards, the main while loop would appropriately pulse load to send a set of control data and delay between pulses for the LED strip to rotate to the next position for the next set of data.

To ensure a fully displayed message, The delay between load pulses had to be configured for the expected RPM of the LED fan. The motor and the LED strip were run with an estimated delay between load pulses, and the behavior of the resulting image was observed. If the image was not fully displayed, the delay between load signals was too long; if the image did not take up the full fan, the delay between load signals was too short. In this way, a suitable delay between load pulses was found to be 800us.

To ensure a static image, absolute position had to be measured. The main while loop would check for the Hall effect signal (hall pin low) signifying a full rotation with the magnet oriented down and the LED strip oriented up. Once that was detected, the reset signal would be sent, ensuring that LED data would be sent sequentially starting from each time the LED strip was oriented up.

Overall, the control scheme we used was open loop control. Given additional time, closed loop control could have been performed with the encoder output. This is further discussed in the Results and Conclusions section.

FPGA Design

The FPGA logic takes 8 bits at a time from each memory bank and concatenates it into GRB order, resulting in a 24 bit long vector. This vector is shifted out one bit at a time every 1.2 μ s. The bit, as described above, controls whether a 4'b1000 or 4'b1100 logic is output. The first bit of this is shifted out every 0.3 μ s. Once 24 bits have been shifted out, the GRB bits are updated from memory and the process repeats. Once this process has occurred 10 times, as in the values for 10 leds have been sent out, an internal reset is raised high and the output pin is pulled low while other pieces of logic hold their value. This all waits until the "load pin", an input for the FPGA and an output from the microcontroller is forced high. This triggers the sending of another 10 leds bit data.

Results

The final implementation of the LED fan was successful. The LED fan, controlled by the FPGA and the microcontroller on the uMudd board, successfully displayed words of up to 11 letters legibly and consistently.

In terms of how the microcontroller controlled delays for reset and load, open loop control was performed and the correct delays were manually tuned. In the final implementation, open loop control proved to be sufficient to display visible, stationary, and consistent images/text.

Some glitches were encountered. Each time the LED fan is initially turned on, it takes at least 30 seconds for the motor speed to stabilize to about 670 RPM, or ~11 revolutions per second, the speed for which the 800 us delay between loads is tuned for. The motor speed does not remain precisely at 670 RPM however, so when it speeds up faster than expected the microcontroller sends more loads more than expected per revolution; when it is slower than expected, the microcontroller leaves out several loads at the end of the image. The result is that, for displaying our "FLIP-FLOP" text, when the motor is slightly too fast, an additional "L" is partially displayed between the "FL" and "IP" of "FLIP"; when the motor is slightly too slow, the "I" in "FLIP" at the end of the image is not displayed or only partially displayed. Overall, the RPM ended up being consistent enough after a certain period of the LED fan running to correctly display "FLIP-FLOP".

With additional time, closed loop control could be performed so that the LED fan would adjust according to the RPM of the motor. The calculated RPM from TC2's counter value could be used to calculate the time it would take for a full rotation. Then, the total number of loads per revolution and the RPM could be used together to calculate precisely how much delay would be required between loads for any RPM.

We issued a few issues that we couldn't resolve in time for the project demo. The first was relatively simple, as described in the LED strip section, the images to be displayed were generated in Photoshop. Although these images were exported as maximum size jpegs, there were still some compression issues with a few black pixels, especially those around areas that had significant patches of vibrant color. They would gain a very small RGB value, which wouldn't matter on a conventional screen with conventional pixels, but due to the intensity of the led strip and the relatively few leds visible, these small imperfections were visible. These could have been filtered out during the Python phase, but there was not enough time to do this as other issues were being ironed out at the same time.

The larger issue that was encountered with the FPGA concerned the updating of the LED bit values. For the value for the first led was repeated on each column of LEDs each sequence, which ended up cutting off the very last LED value. This had to due with timing issues of incrementing the led memory address after the load pin was set. It was a subtle issue that we spent some time trying to resolve at the end of our time but ultimately gave up on in order to make sure other portions of our project were working more smoothly.

Conclusions

Overall, we were able to control an LED fan with the FPGA and microcontroller on the uMudd board to successfully display readable words. In total, the team spent 30-40 hours on the final project, including research, coding, testing and simulating, machining, and fine-tuning/troubleshooting. The header files written by Christopher Ferrarin '20 and Kaveh Pezeshki '21 were indispensable, as was the ATSAM4S Family Datasheet [9]. We were able to build off the existing functionality of the header files, and add functionality for multiple PWM channels and enable capture mode for TC channels.

References

- [1] "Addressable High-Density RGB 72-LED Strip, 5V, 0.5m (SK6812)." Pololu LED Strip Product Information, Pololu Corporation 2019. Web. <u>https://www.pololu.com/product/2531</u>
- [2] "4.4:1 Metal Gearmotor 25Dx63L mm LP 6V with 48 CPR Encoder." Pololu Gearmotor Product Information, Pololu Corporation 2019. Web. <u>https://www.pololu.com/product/4821</u>
- [3] Recktenwald, Gerald. "Basic DC Motor Circuits." Sparkfun DC Motor Tutorial. Sparkfun.com. Web. <u>https://cdn.sparkfun.com/assets/resources/4/4/DC_motor_circuits_slides.pdf</u>
- [4] "Complementary Silicon Plastic Power Transistors." TIP31 Series Datasheet, ON Semiconductor, Sept 2015. Web. <u>https://www.onsemi.com/pub/Collateral/TIP31A-D.PDF</u>
- [5] "US5881 Unipolar Hall Switch". Melexis Hall Switch Datasheet, Melexis, June 2019. Web. <u>https://www.mouser.com/datasheet/2/734/US5881-Datasheet-Melexis-953437.pdf</u>
- [6] "Gravitech MAG-1." Mouser Magnet Product Information, Mouser Electronics, Inc, 2019. Web. <u>https://www.mouser.com/ProductDetail/992-MAG-1</u>
- [7] "Op Amp Non-Inverting Amplifier: Operational Amplifier Circuit." electronics-notes.com, 2019. Web.

https://www.electronics-notes.com/articles/analogue_circuits/operational-amplifier-op-am p/non-inverting-amplifier.php

- [8] "TL08xx JFET-Input Operational Amplifiers." TL08xx Series Datasheet, Texas Instruments, May 2015. Web. <u>http://www.ti.com/lit/ds/symlink/tl082.pdf</u>
- [9] "SAM4S Series Atmel | SMART ARM-based Flash MCU." ATSAM4S Family Datasheet. Atmel, Jun 2015. Web. http://pages.hmc.edu/harris/class/e155/ATSAM4S Family Datasheet.pdf

Bill of Materials

LED strip	https://www.pololu.com/product/2531
motor hub	https://www.pololu.com/product/1081
motor w/ encoder	https://www.pololu.com/product/4801

slip ring	https://www.adafruit.com/product/736
Hall effect sensor	https://www.mouser.com/ProductDetail/482-5881LUAAAA000BU
rare earth magnet	https://www.mouser.com/ProductDetail/992-MAG-1

Software

C Code - finalProject.c
// finalProject.c
// rzhang@g.hmc.edu, mnara@g.hmc.edu 20 November 2019
//
// motor control with PWM

#include <stdio.h>
#include "SAM4S4B.h"

#define	HALL_PIN		PIO	_PA10
#define	HALL_PIN_	ON	PIO	_PA15
#define	HALL_PIN_	OFF	PIO	_PA16
#define	RESET_PIN	1	PIO	_PA8
#define	LOAD_PIN		PIO	_PA9
//#defir	ne LOAD BU	JTT PIN	PIO	PA25

```
int main(void) {
   // initialize peripherals
   samInit();
```

Makoto Nara and Richard Zhang

E155 Final Report

```
pioInit();
 tcDelayInit();
  // "clock divide" = master clock frequency / desired baud rate
 // the phase for the SPI clock is 1 and the polarity is 0
 // initialize a 10,000Hz/60 = 166.67Hz frequency, 32/60=53.33% duty cycle PWM
on channel 1
  // pwm channel 1 corresponds to pin PA24
  pwmInit(1, 10000, 60,32); // 7 of 8 is high enough, 1 of 8 is too low
  // with tachometer and encoder output, measured resulting RPM of fan
  // RPM measured to be 605-615RPM, with everything attached to fan
  //tcCaptureMode(TC CH1 ID);
  //initialize GPIO pins
 pioPinMode(HALL PIN, PIO INPUT);
 pioPinMode(HALL PIN ON, PIO OUTPUT);
 pioPinMode (HALL PIN OFF, PIO OUTPUT);
  //initialize reset pin and load pin
 pioPinMode(RESET PIN, PIO OUTPUT);
 pioPinMode (LOAD PIN, PIO OUTPUT);
 // begin by setting reset and load low
 pioDigitalWrite(RESET PIN, PIO LOW);
 pioDigitalWrite(LOAD PIN, PIO LOW);
 tcDelayMillis(1000);
  // burst reset pin
 pioDigitalWrite(RESET PIN, PIO HIGH);
 tcDelayMicroseconds(100);
 pioDigitalWrite(RESET PIN, PIO LOW);
 // wait
  tcDelayMicroseconds(2000);
  // main while loop
  // sends load signal
  // reads hall effect sensor and resets accordingly
  // reset maintains persistence of vision's absolute position
  int TC CH1 Counter; // for calculating rpm
  int TC CH2 Counter; // for calculating rpm
 double timeOfRev;
 int RPM;
 while(1) {
   pioDigitalWrite(LOAD PIN, PIO HIGH);
    tcDelayMicroseconds(100);
```

```
pioDigitalWrite(LOAD PIN, PIO LOW);
    // wait for fan to complete one full revolution
    // corresponding to 4.4 rotations of the motor
    // 1 rotation of the motor - 12 posedges of the motor encoder
    tcDelayMicroseconds(765);
    // wait for the current counter to reach the previous counter value
    // while(tcReadChannel(TC CH1 ID)<TC CH1 Counter);</pre>
    // manually tuned 885us delay between loads
    // coupled with fan speed of 605-615 RPM, checked with tachometer
    if(pioDigitalRead(HALL PIN) == PIO LOW) { // if hall effect is detected, a
rotation has passed
     pioDigitalWrite(HALL PIN ON, PIO HIGH);
      pioDigitalWrite(HALL PIN OFF, PIO LOW);
      TC CH1 Counter=tcReadChannel(TC CH1 ID); // update rotation counter value
      TC CH2 Counter=tcReadChannel(TC CH2 ID);
      timeOfRev = calculateTimeOfRev(TC CH2 Counter);
      RPM = returnRPM(timeOfRev);
      pioDigitalWrite(RESET PIN, PIO HIGH); // burst reset
      tcDelayMicroseconds(100);
      pioDigitalWrite(RESET PIN, PIO LOW);
      TCO->TC CH[1].TC CCR.SWTRG = 1; // Reset counter
      TCO->TC CH[2].TC CCR.SWTRG = 1; // Reset counter
   pioDigitalWrite(HALL PIN ON, PIO LOW);
   pioDigitalWrite(HALL PIN OFF, PIO HIGH);
 }
}
```

C Code - SAM4S4B pwm.h

```
/* SAM4S4B pwm.h
* cferrarin@g.hmc.edu
* kpezeshki@g.hmc.edu
* 2/25/2019
* Contains base address locations, register structs, definitions, and functions for the PWM
* (Pulse Width Modulation Controller) peripheral of the SAM4S4B microcontroller. */
#ifndef SAM4S4B PWM H
#define SAM4S4B PWM H
#include <stdint.h>
#include "SAM4S4B sys.h"
#include "SAM4S4B pio.h"
//////
// PWM Base Address Definitions
_____
//////
#define PWM BASE (0x40020000U) // PWM Base Address
//////
// PWM Registers
//////
// Bit field struct for the PWM CLK register
typedef struct {
```

```
volatile uint32_t DIVA : 8;
   volatile uint32 t PREA : 4;
   volatile uint32 t : 4;
   volatile uint32 t DIVB : 8;
   volatile uint32 t PREB : 4;
   volatile uint32 t : 4;
} PWM CLK bits;
// Bit field struct for the PWM CMR register
typedef struct {
   volatile uint32 t CPRE : 4;
   volatile uint32 t : 4;
   volatile uint32_t CALG : 1;
   volatile uint32 t CPOL : 1;
   volatile uint32 t CES : 1;
   volatile uint32 t : 5;
   volatile uint32 t DTE : 1;
   volatile uint32 t DTHI : 1;
   volatile uint32 t DTLI : 1;
   volatile uint32_t : 13;
} PWM CMR bits;
```

```
// Channel struct for each of the PWM peripheral's 4 channels
typedef struct {
    volatile PWM_CMR_bits PWM_CMR; // (PwmCh_num Offset: 0x0) PWM Channel Mode Register
volatile uint32_t PWM_CDTY; // (PwmCh_num Offset: 0x4) PWM Channel Duty Cycle
Register
    volatile uint32 t PWM CDTYUPD; // (PwmCh num Offset: 0x8) PWM Channel Duty Cycle
Update Register
    volatile uint32 t PWM CPRD;
                                                  // (PwmCh num Offset: 0xC) PWM Channel Period
Register
   volatile uint32 t PWM CPRDUPD; // (PwmCh num Offset: 0x10) PWM Channel Period Update
Register
   volatile uint32 t
                             PWM CCNT;
                                                 // (PwmCh num Offset: 0x14) PWM Channel Counter
Register
   volatile uint32 t
                             PWM DT;
                                               // (PwmCh num Offset: 0x18) PWM Channel Dead Time
Register
   volatile uint32 t PWM DTUPD; // (PwmCh num Offset: 0x1C) PWM Channel Dead Time
Update Register
} PwmCh;
// Channel struct for each of the PWM peripheral's 8 comparison options
typedef struct {
    volatile uint32 t PWM CMPV; // (PwmCmp Offset: 0x0) PWM Comparison x Value Register
    volatile uint32 t PWM CMPVUPD; // (PwmCmp Offset: 0x4) PWM Comparison x Value Update
Register
    volatile uint32 t PWM CMPM; // (PwmCmp Offset: 0x8) PWM Comparison x Mode Register
    volatile uint32 t PWM CMPMUPD; // (PwmCmp Offset: 0xC) PWM Comparison x Mode Update
Register
} PwmCmp;
#define PWM CMP NUMBER 8
#define PWM CH NUMBER 4
// Peripheral struct for the PWM peripheral
typedef struct {
    volatile PWM_CLK_bits PWM_CLK; // (Pwm Offset: 0x00) PWM Clock Register
volatile uint32_t PWM_ENA; // (Pwm Offset: 0x04) PWM Enable Register
volatile uint32_t PWM_DIS; // (Pwm Offset: 0x08) PWM Disable Register
volatile uint32_t PWM_SR; // (Pwm Offset: 0x0C) PWM Status Register
volatile uint32_t PWM_IER1; // (Pwm Offset: 0x10) PWM Interrupt Enable Register 1
volatile uint32_t PWM_IER1; // (Pwm Offset: 0x10) PWM Interrupt Enable Register 1
    volatile uint32_t PWM_IDR1; // (Pwm Offset: 0x10) FWM Interrupt Disable Register 1
volatile uint32_t PWM_IDR1; // (Pwm Offset: 0x18) PWM Interrupt Mask Register 1
volatile uint32_t PWM_ISR1; // (Pwm Offset: 0x1C) PWM Interrupt Status Register 1
volatile uint32_t PWM_SCM; // (Pwm Offset: 0x20) PWM Sync Channels Mode Register
                                             // (Pwm Offset: 0x14) PWM Interrupt Disable Register 1
    volatile uint32_t Reserved1[1];
    volatile uint32_t PWM_SCUC;
                                              // (Pwm Offset: 0x28) PWM Sync Channels Update Control
Register
    volatile uint32 t PWM SCUP;
                                              // (Pwm Offset: 0x2C) PWM Sync Channels Update Period
Register
    volatile uint32 t PWM SCUPUPD;
                                              // (Pwm Offset: 0x30) PWM Sync Channels Update Period
Update Register
                                              // (Pwm Offset: 0x34) PWM Interrupt Enable Register 2
    volatile uint32 t PWM IER2;
                                              // (Pwm Offset: 0x38) PWM Interrupt Disable Register 2
    volatile uint32 t PWM IDR2;
    volatile uint32 t PWM IMR2;
                                              // (Pwm Offset: 0x3C) PWM Interrupt Mask Register 2
    volatile uint32 t PWM ISR2;
                                              // (Pwm Offset: 0x40) PWM Interrupt Status Register 2
    volatile uint32 t PWM OOV;
                                              // (Pwm Offset: 0x44) PWM Output Override Value
Register
    volatile uint32 t PWM OS;
                                              // (Pwm Offset: 0x48) PWM Output Selection Register
```

Makoto Nara and Richard Zhang

```
E155 Final Report
```

```
volatile uint32_t PWM_OSS; // (Pwm Offset: 0x4C) PWM Output Selection Set Register
volatile uint32_t PWM_OSC; // (Pwm Offset: 0x50) DWM Output Selection Set Register
Register
    volatile uint32_t PWM_OSSUPD;
                                               // (Pwm Offset: 0x54) PWM Output Selection Set Update
Register
    volatile uint32 t PWM OSCUPD;
                                               // (Pwm Offset: 0x58) PWM Output Selection Clear Update
Register
    volatile uint32 t PWM FMR;
                                               // (Pwm Offset: 0x5C) PWM Fault Mode Register
    volatile uint32 t PWM FSR;
                                               // (Pwm Offset: 0x60) PWM Fault Status Register
    volatile uint32_t PWM_FCR;
volatile uint32_t PWM_FPV;
                                               // (Pwm Offset: 0x64) PWM Fault Clear Register
                                               // (Pwm Offset: 0x68) PWM Fault Protection Value
Register
                                              // (Pwm Offset: 0x6C) PWM Fault Protection Enable
    volatile uint32 t PWM FPE;
Register
    volatile uint32 t Reserved2[3];
    volatile uint32 t PWM ELMR[2]; // (Pwm Offset: 0x7C) PWM Event Line 0 Mode Register
    volatile uint32 t Reserved3[11];
    volatile uint32_t PWM_SMMR; // (Pwm Offset: 0xB0) PWM Stepper Motor Mode Register
volatile uint32_t Reserved4[12];
    volatile uint32_t PWM_WPCR; // (Pwm Offset: 0xE4) PWM Write Protect Control
Register
    volatile uint32 t PWM WPSR; // (Pwm Offset: 0xE8) PWM Write Protect Status Register
    volatile uint32 t Reserved5[7];
    volatile uint32_t PWM_TPR; // (Pwm Offset: 0x108) Transmit Pointer Register
volatile uint32_t PWM_TCR; // (Pwm Offset: 0x10C) Transmit Counter Register
    volatile uint32_t Reserved6[2];
volatile uint32_t PWM_TNPR; // (Pwm Offset: 0x118) Transmit Next Pointer Register
volatile uint32_t PWM_TNCR; // (Pwm Offset: 0x11C) Transmit Next Counter Register
volatile uint32_t PWM_PTCR; // (Pwm Offset: 0x120) Transfer Control Register
volatile uint32_t PWM_PTSR; // (Pwm Offset: 0x124) Transfer Status Register
    volatile uint32 t Reserved7[2];
    volatile PwmCmp PWM CMP[PWM CMP NUMBER]; // (Pwm Offset: 0x130) 0 .. 7
    volatile uint32 t Reserved8[20];
    volatile PwmCh PWM CH[PWM CH NUMBER]; // (Pwm Offset: 0x200) ch = 0 .. 3
} Pwm;
```

// Pointer to a Pwm-sized chunk of memory at the PWM peripheral #define PWM ((Pwm*) PWM BASE)

E155 Final Report

Makoto Nara and Richard Zhang

#define PWM CH3 PIN PIO PA14 #define PWM FUNC PIO PERIPH B // Values which "channelID" can take on in several functions #define PWM CH0 0 #define PWM CH1 1 #define PWM CH2 2 #define PWM CH3 3 // Values which the CPOL bit in the PWM CMR register can take on #define PWM CMR CPOL LOW 0 // Output waveform starts at a low level #define PWM CMR CPOL HIGH 1 // Output waveform starts at a high level // Values which the CPRE bits in the PWM CMR register can take on #define PWM CMR CPRE MCK 0 #define PWM CMR CPRE MCK2 1 #define PWM CMR CPRE MCK4 2 #define PWM CMR CPRE MCK8 3 #define PWM_CMR_CPRE_MCK16 4 #define PWM CMR CPRE MCK32 5 #define PWM CMR CPRE MCK64 6 #define PWM CMR CPRE MCK128 7 #define PWM CMR CPRE MCK256 8 #define PWM CMR CPRE MCK512 9 #define PWM CMR CPRE MCK1024 10 #define PWM CMR CPRE CLKA 11 #define PWM CMR CPRE CLKB 12 // Writing any other value in this field aborts the write operation of the WPEN bit. // Always reads as 0. #define PWM WPCR WPKEY PASSWD (0x50574DU << 8)</pre> 111111 // PWM User Functions ////// /* Enables the PWM peripheral and initializes its frequency, period, and duty cycle. * Requires pioInit(). -- freq: the desired frequency of the PWM clock in Hz -- period: the desired frequency of the PWM waveform in number of clock periods -- dutyCycle: the desired duty cycle of the PWM waveform in number of waveform periods \star Note: the actual frequency of the PWM waveform is given by freq / period, where * 0 < period < $(2^{16} = 65536)$. The higher the period, the more resolution for the duty cycle, * which is given by Duty Cycle = dutyCycle / period, where 0 < period < (2^16 = 65536). Note that * 15.319 Hz <= freq <= 4 MHz based on allowable clock divisions. The alignment defaults to * left-aligned, and so is not set. */ void pwmInit(int channelID, int freq, uint16 t period, uint16 t dutyCycle) { pmcEnablePeriph(PMC_ID PWM); pioInit(); switch (channelID) { case PWM CH0: pioPinMode(PWM CH0 PIN, PWM FUNC); break; case PWM CH1: pioPinMode(PWM CH1 PIN, PWM FUNC); break;

E155 Final Report

```
case PWM CH2: pioPinMode(PWM CH2 PIN, PWM FUNC); break;
    case PWM_CH3: pioPinMode(PWM_CH3_PIN, PWM_FUNC); break;
}
PWM->PWM DIS |= (1 << channelID); // Disables PWM while setting values
// Finds prescaler and linear divider values
uint32 t preScl[PWM CLK PRE MAX] = {1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024};
uint32 t preSclIndex = 0;
uint32 t linDiv;
while (preSclIndex < PWM CLK PRE MAX) {
   linDiv = MCK FREQ / preScl[preSclIndex] / freq;
   if (linDiv <= PWM CLK DIV MAX) break;
   preSclIndex++;
}
// check: channel 0, clk A, channel 1, clk b
// Sets the clock if a configuration can be found. Otherwise, disables the clock.
if (channelID == PWM CH0) {
 if (preSclIndex < PWM CLK PRE MAX) {
     PWM->PWM CLK.PREA = preSclIndex;
     PWM->PWM CLK.DIVA = linDiv;
  } else {
     PWM->PWM CLK.DIVA = 0;
  }
 PWM->PWM_CH[channelID].PWM_CMR.CPRE = PWM_CMR_CPRE_CLKA; // Set base clock speed
}else if (channelID == PWM CH1) {
 if (preSclIndex < PWM CLK PRE MAX) {
     PWM->PWM CLK.PREB = preSclIndex;
     PWM->PWM CLK.DIVB = linDiv;
  } else {
     PWM->PWM CLK.DIVB = 0;
  }
 PWM->PWM CH[channelID].PWM CMR.CPRE = PWM CMR CPRE CLKB; // Set base clock speed
}
PWM->PWM CH[channelID].PWM CMR.CPOL = PWM CMR CPOL HIGH; // Set waveform polarity
PWM->PWM_CH[channelID].PWM_CPRD = period; // Set period
PWM->PWM CH[channelID].PWM CDTY = dutyCycle; // Set duty cycle
PWM->PWM ENA |= (1 << channelID); // Enable PWM after setting values
```

#endif

}

```
C Code - SAM4S4B tc.h
/* SAM4S4B tc.h
* edited by rzhang@g.hmc.edu mnara@hmc.edu December 2019
* cferrarin@g.hmc.edu
* kpezeshki@g.hmc.edu
* 2/25/2019
\star Contains base address locations, register structs, definitions, and functions for the TC
(Timer
* Counter) peripheral of the SAM4S4B microcontroller. */
#ifndef SAM4S4B TC H
#define SAM4S4B TC H
#include <stdint.h>
#include "SAM4S4B sys.h"
#include "SAM4S4B pmc.h"
#include "SAM4S4B pio.h"
_____
//////
// TC Base Address Definitions
//////
#define TCO BASE (0x40010000U) // TCO Base Address
#define TC1 BASE (0x40014000U) // TC1 Base Address
//////
// TC Registers
111111
// Bit field struct for the TC CCR register
typedef struct {
  volatile uint32_t CLKEN : 1;
  volatile uint32 t CLKDIS : 1;
  volatile uint32 t SWTRG : 1;
  volatile uint32 t : 29;
} TC CCR bits;
// Bit field struct for the TC CMR Capture Mode register
typedef struct {
  volatile uint32 t TCCLKS : 3;
  volatile uint32 t CLKI : 1;
  volatile uint32 t BURST : 2;
  volatile uint32 t LDBSTOP : 1;
  volatile uint32 t LDBDIS : 1;
  volatile uint32 t ETRGEDG : 2;
  volatile uint32_t ABETRG : 1;
  volatile uint32_t : 3;
  volatile uint32_t CPCTRG : 1;
```

```
volatile uint32 t WAVE
                          : 1;
   volatile uint32_t LDRA : 2;
   volatile uint32_t LDRB : 2;
   volatile uint32_t : 12;
} TC CMR CM bits;
// Bit field struct for the TC CMR Waveform Mode register
typedef struct {
   volatile uint32 t TCCLKS : 3;
   volatile uint32 t CLKI : 1;
   volatile uint32_t BURST : 2;
   volatile uint32 t CPCSTOP : 1;
   volatile uint32 t CPCDIS : 1;
   volatile uint32 t EEVTEDG : 2;
   volatile uint32 t EEVT : 2;
   volatile uint32 t ENETRG : 1;
   volatile uint32_t WAVESEL : 2;
   volatile uint32_t WAVE : 1;
   volatile uint32_t ACPA : 2;
   volatile uint32_t ACPC : 2;
   volatile uint32_t AEEVT : 2;
   volatile uint32_t ASWTRG : 2;
   volatile uint32 t BCPB : 2;
   volatile uint32_t BCPC : 2;
   volatile uint32_t BEEVT : 2;
   volatile uint32 t BSWTRG : 2;
} TC CMR bits;
// Bit field struct for the TC SR register
typedef struct {
   volatile uint32 t COVFS : 1;
   volatile uint32 t LOVRS : 1;
   volatile uint32 t CPAS : 1;
   volatile uint32_t CPBS : 1;
   volatile uint32 t CPCS : 1;
   volatile uint32_t LDRAS : 1;
   volatile uint32_t LDRBS : 1;
   volatile uint32 t ETRGS : 1;
   volatile uint32 t : 8;
   volatile uint32_t CLKSTA : 1;
   volatile uint32_t MTIOA : 1;
   volatile uint32_t MTIOB : 1;
   volatile uint32_t : 13;
} TC SR bits;
// Bit field struct for the TC BMR register
typedef struct {
   volatile uint32_t TCOXCOS : 2;
   volatile uint32 t TC1XC1S : 2;
   volatile uint32 t TC2XC2S : 2;
   volatile uint32_t : 2;
   volatile uint32_t QDEN : 1;
   volatile uint32 t POSEN : 1;
   volatile uint32 t SPEEDEN : 1;
   volatile uint32 t QDTRANS : 1;
   volatile uint32 t EDGPHA : 1;
   volatile uint32 t INVA : 1;
```

```
volatile uint32 t INVB : 1;
       volatile uint32_t INVIDX : 1;
       volatile uint32_t SWAP : 1;
       volatile uint32 t IDXPHB : 1;
       volatile uint32_t : 2;
       volatile uint32 t MAXFILT : 6;
       volatile uint32 t : 6;
} TC BMR bits;
// Channel struct for each of the 3 TC channels, Capture Mode
typedef struct {
       volatile TC_CCR_bits TC_CCR; // (TcChannel Offset: 0x0) Channel Control Register
       volatile TC_CMR_CM_bits TC_CMR; // (TcChannel Offset: 0x4) Channel Mode Register
volatile uint32_t TC_SMMR; // (TcChannel Offset: 0x8) Stepper Motor Mode Register
       volatile uint32 t Reserved1[1];
      volatile uint32_t Reserved1[1];
volatile uint32_t TC_CV; // (TcChannel Offset: 0x10) Counter Value
volatile uint32_t TC_RA; // (TcChannel Offset: 0x14) Register A
volatile uint32_t TC_RB; // (TcChannel Offset: 0x18) Register B
volatile uint32_t TC_RC; // (TcChannel Offset: 0x10) Register C
volatile TC_SR_bits TC_SR; // (TcChannel Offset: 0x20) Status Register
volatile uint32_t TC_IER; // (TcChannel Offset: 0x24) Interrupt Enable Register
volatile uint32_t TC_IDR; // (TcChannel Offset: 0x28) Interrupt Disable Register
volatile uint32_t TC_IMR; // (TcChannel Offset: 0x20) Interrupt Mask Register
       volatile uint32 t Reserved2[4];
} TcCh CM;
// Channel struct for each of the 3 TC channels, Waveform Mode
typedef struct {
      volatile TC_CCR_bits TC_CCR; // (TcChannel Offset: 0x0) Channel Control Register
volatile TC_CMR_bits TC_CMR; // (TcChannel Offset: 0x4) Channel Mode Register
volatile uint32_t TC_SMMR; // (TcChannel Offset: 0x8) Stepper Motor Mode Register
      volatile uint32 t Reserved1[1];
      volatile uint32_t Reserved1[1];
volatile uint32_t TC_CV; // (TcChannel Offset: 0x10) Counter Value
volatile uint32_t TC_RA; // (TcChannel Offset: 0x14) Register A
volatile uint32_t TC_RB; // (TcChannel Offset: 0x18) Register B
volatile uint32_t TC_RC; // (TcChannel Offset: 0x10) Register C
volatile TC_SR_bits TC_SR; // (TcChannel Offset: 0x20) Status Register
volatile uint32_t TC_IER; // (TcChannel Offset: 0x24) Interrupt Enable Register
volatile uint32_t TC_IDR; // (TcChannel Offset: 0x28) Interrupt Disable Register
volatile uint32_t TC_IMR; // (TcChannel Offset: 0x20) Interrupt Mask Register
       volatile uint32 t Reserved2[4];
} TcCh;
#define TC CH NUMBER 3 // Number of TC channels
// Peripheral struct for a TC peripheral (TCO, Capture mode)
typedef struct {
                                              TC CH[TC CH NUMBER]; // (Tc Offset: 0x0) channel = 0 .. 2
      TcCh CM
      volatile uint32_t TC_BCR; // (Tc Offset: 0xC0) Block Control Register
volatile TC_BMR_bits TC_BMR; // (Tc Offset: 0xC4) Block Mode Register
volatile uint32_t TC_QIER; // (Tc Offset: 0xC8) QDEC Interrupt Enable Register
volatile uint32_t TC_QIDR; // (Tc Offset: 0xCC) QDEC Interrupt Disable
Register
      volatile uint32_t TC_QIMR;// (Tc Offset: 0xD0) QDEC Interrupt Mask Registervolatile uint32_t TC_QISR;// (Tc Offset: 0xD4) QDEC Interrupt Status Registervolatile uint32_t TC_FMR;// (Tc Offset: 0xD8) Fault Mode Register
       volatile uint32_t Reserved1[2];
                                                                                   // (Tc Offset: 0xE4) Write Protect Mode Register
       volatile uint32 t TC WPMR;
```

```
} Tc CM;
// Peripheral struct for a TC peripheral (TC1, Waveform Mode)
typedef struct {
                       TC CH[TC CH NUMBER]; // (Tc Offset: 0x0) channel = 0 .. 2
    TcCh
   volatile uint32_t TC_BCR; // (Tc Offset: 0xC0) Block Control Register
volatile TC_BMR_bits TC_BMR; // (Tc Offset: 0xC4) Block Mode Register
volatile uint32_t TC_QIER; // (Tc Offset: 0xC8) QDEC Interrupt Enable Register
volatile uint32_t TC_QIDR; // (Tc Offset: 0xCC) QDEC Interrupt Disable
Register
   volatile uint32_t TC_QIMR; // (Tc Offset: 0xD0) QDEC Interrupt Mask Register
volatile uint32_t TC_QISR; // (Tc Offset: 0xD4) QDEC Interrupt Status Register
volatile uint32_t TC_FMR; // (Tc Offset: 0xD8) Fault Mode Register
   volatile uint32 t Reserved1[2];
   volatile uint32 t TC WPMR;
                                             // (Tc Offset: 0xE4) Write Protect Mode Register
} Tc;
// Pointers to Tc-sized chunks of memory at each TC peripheral
#define TC0 ((Tc*) TC0 BASE)
#define TC1 ((Tc*) TC1 BASE)
111111
// TC Definitions
_____
111111
// Clock speeds for the 5 TC clocks used in generating delays
#define TC CLK1 SPEED (MCK FREQ / 2)
#define TC CLK2 SPEED (MCK FREQ / 8)
#define TC CLK3 SPEED (MCK FREQ / 32)
#define TC CLK4 SPEED (MCK FREQ / 128)
#define TC CLK5 SPEED 32000
// Values which TCCLKS bits can take on in TC_CMR \,
#define TC CLK1 ID 0
#define TC CLK2 ID 1
#define TC CLK3 ID 2
#define TC CLK4 ID 3
#define TC CLK5 ID 4
#define TC XC0 ID 5
#define TC XC1 ID 6
#define TC XC2 ID 7
// Arbitrary block IDs used to easily find a channel's block
#define TC BLOCK0 ID 0
#define TC BLOCK1 ID 1
// The specific PIO pins and peripheral function which are needed for TC
// external clock input pins
#define TC TC0 TCLK0 PIO PA4
#define TC TC0 TCLK1 PIO PA28
#define TC TC0 TIOA2 PIO PA26
#define TC FUNC PIO PERIPH B
// Values which "channelID" can take on in several functions
```

```
#define TC CH0 ID 0
#define TC CH1 ID 1
#define TC CH2 ID 2
#define TC CH3 ID 3
#define TC CH4 ID 4
#define TC_CH5_ID 5
// Values which the WAVESEL bits can take on in TC CMR
#define TC MODE UP 0 // The counter increases then resets low once it caps out
#define TC MODE UPDOWN 1 // The counter increases then decreases once it caps out
#define TC MODE UP RC 2 // The counter increases then resets low when an RC match occurs
#define TC MODE UPDOWN RC 3 // The counter increases then decreases when an RC match occurs
// Writing any other value in this field aborts the write operation of the WPEN bit.
// Always reads as 0.
#define TC WPMR WPKEY PASSWD (0x54494Du << 8)</pre>
//////
// TC Helper Functions
_____
//////
/* Returns the TC block ID that corresponds to a given channel.
  -- channelID: a TC channel ID, e.g. TC CH3 ID
    -- return: a TC block ID, e.g. TC BLOCK1 ID */
int tcChannelToBlock(int channelID) {
  return channelID / 3;
}
/* Returns a pointer to the given block's base address.
   -- block: a TC block ID, e.g. TC BLOCK1 ID
* -- return: a pointer to a Tc-sized block of memory at the block "block" */
Tc* tcBlockToBlockBase(int block) {
  return (block ? TC1 : TC0);
}
/* Given a channel, returns a pointer to the corresponding block's base address.
   -- channelID: a TC channel ID, e.g. TC CH3 ID
   -- return: a pointer to a Tc-sized block of memory at the block "block" ^{\prime\prime}
Tc* tcChannelToBlockBase(int channelID) {
  return tcBlockToBlockBase(tcChannelToBlock(channelID));
}
111111
// TC User Functions - Timer/Counter (Lower Level; See Delay Functions Below)
//////
/* Initializes the TC peripheral by enabling the Master Clock to TCO and TC1. */
void tcInit() {
   // enable the two peripherals, three channels each for 6 channels
   pmcEnablePeriph(PMC ID TC0);
   pmcEnablePeriph(PMC ID TC1);
```

```
pmcEnablePeriph(PMC ID TC2);
              // enable external clock input pins
              pioPinMode(TC TC0 TCLK0, TC FUNC);
              pioPinMode(TC_TC0_TCLK1, TC_FUNC);
   pioPinMode(TC TC0 TIOA2, TC FUNC);
}
/* Enables a TC channel and configures it with the desired clock and mode.
    -- channelID: a TC channel ID, e.g. TC CH3 ID
   -- clock: a TC clock ID, e.g. TC CLK3 ID
   -- mode: a TC mode ID, e.g. TC MODE UP RC */
void tcChannelInit(int channelID, uint32 t clock, uint32 t mode, uint32 t wave) {
   Tc* block = tcChannelToBlockBase(channelID);
   int chInd = channelID % TC CH NUMBER;
   block->TC_CH[chInd].TC_CCR.CLKEN = 1; // Enable clock
   block->TC CH[chInd].TC CMR.TCCLKS = clock; // Set clock to desired clock
   block->TC CH[chInd].TC CMR.WAVE = wave; // Waveform mode
   if(wave){
     block->TC CH[chInd].TC CMR.WAVESEL = mode; // Set counting mode to desired mode
    }
}
/* Enables TC channel 1 for external clock 1.
 * */
void tcExtInitCh1() {
   Tc* block = tcChannelToBlockBase(TC CH1 ID);
   int chInd = TC CH1 ID % TC CH NUMBER;
   block->TC BMR.TC1XC1S = 0; // Enable external clock XC1
   block->TC CH[chInd].TC CCR.CLKEN = 1; // Enable clock?
   block->TC CH[chInd].TC CMR.TCCLKS = TC XC1 ID; // Set clock to XC1
   block->TC CH[chInd].TC CMR.WAVE = 0; // Capture mode ??
}
/* Reads the current value of the counter of a given channel.
    -- channel ID: a TC channel ID, e.g. TC CH3 ID
*
     -- return: the value (32-bit unsigned integer) in channel "channelID"'s counter */
uint32 t tcReadChannel(int channelID) {
   Tc* block = tcChannelToBlockBase(channelID);
   int chInd = channelID % TC CH NUMBER;
   return block->TC_CH[chInd].TC_CV;
}
/* Resets the counter of a given channel to zero, at which point it continues counting.
* -- channel ID: a TC channel ID, e.g. TC_CH3_ID */
void tcResetChannel(int channelID) {
   Tc* block = tcChannelToBlockBase(channelID);
   int chInd = channelID % TC CH NUMBER;
   block->TC_CH[chInd].TC_CCR.SWTRG = 1;
}
/* Sets the value of the RC compare register for a given channel, relevant to certain TC
modes.
    -- channel ID: a TC channel ID, e.g. TC_CH3_ID
*
 * -- val: the value (32-bit unsigned integer) to write to the RC register */
void tcSetRC compare(int channelID, uint32 t val) {
   Tc* block = tcChannelToBlockBase(channelID);
   int chInd = channelID % TC CH NUMBER;
```

Makoto Nara and Richard Zhang

E155 Final Report

```
block->TC CH[chInd].TC RC = val;
}
/* Checks whether an RC match has occurred since the last call to tcCheckRC compare().
    -- channel ID: a TC channel ID, e.g. TC CH3 IC
*
     -- return: 1 if an RC match has occurred since the last read; 0 if it hasn't */
int tcCheckRC compare(int channelID) {
   Tc* block = tcChannelToBlockBase(channelID);
   int chInd = channelID % TC CH NUMBER;
   return block->TC CH[chInd].TC SR.CPCS;
}
//////
// TC User Functions - Delay Unit (Higher Level)
//////
/* Configures TC Channel 0 to perform delays using the fastest clock and RC compares. Does not
* require the user to call any lower-level functions such as tcInit(). */
void tcDelayInit() {
   tcInit();
   // enable channel 0 clock MCK/2, reset when RC match occurs
   // enable channel 2 capture mode clock MCK/128
   // enable channel 1 capture mode clock XCK1 TCLK1
   tcChannelInit(TC CH0 ID, TC CLK1 ID, TC MODE UP RC, 1);
   tcChannelInit(TC CH2 ID, TC CLK4 ID, TC MODE UP RC, 0); // need a slower clock
   tcExtInitCh1();
}
/* Delays the system by a specified number of microseconds
* -- duration: the number of microseconds to delay
* Note: This works up to (2^{16} - 1 = 65535) us. Using the fastest available clock,
TC CLK1 ID,
* we achieve a resolution of 0.5 us. Also note that this doesn't use the lower-level
functions
* in order to optimize speed; ideally, it would be written in assembly language for further
 * optimization. Requires that tcDelayInit() be called previously.
\star CAUTION: If master clock speed is NOT the default 4 MHz, the constant in the line with
 * comment "set compare value", which is currently 2, must be changed to TC CKL1 SPEED / 1e6.
* /
void tcDelayMicroseconds(uint32_t duration) {
   // switch to TC1 because TC0 will be used for capture mode speed measure?
   TCO->TC CH[0].TC CCR.SWTRG = 1; // Reset counter
   TCO->TC CH[0].TC RC = duration * 20; // Set compare value
   while(!(TCO->TC_CH[0].TC_SR.CPCS)); // Wait until an RC Compare has occurred
}
/* Delays the system by a specified number of milliseconds
   -- duration: the number of milliseconds to delay
* Note: The dependence on a "for" loop makes this code less efficient than tcDelayMicros(),
and
* so should be avoided for durations shorter than 65 milliseconds, in which case
tcDelayMicros()
* is the better option. Requires that tcDelayInit() be called previously. */
```

```
void tcDelayMillis(int duration) {
   for (int i = 0; i < duration; i++) {
      tcDelayMicroseconds(1000);
   }
}
/* Delays the system by a specified number of seconds
 * -- duration: the number of seconds to delay
 * Note: the dependence on nested "for" loops and function calls makes this code extremely
 * inefficient, and so should be avoided for durations shorter than a minute. Requires that
 * tcDelayInit() be called previously. */
void tcDelaySeconds(int duration) {
   for (int i = 0; i < duration; i++) {
      tcDelayMillis(1000);
   }
}</pre>
```

#endif

Python Code

import numpy as np import cv2

```
FILE_IN = 'test_strip_7.jpg'
```

def main():

```
img = cv2.imread(FILE_IN, 1); #load image as rgb no alpha channel
  arr1 = np.array(img)
 arr2 = np.swapaxes(arr1,0,2)
  b = arr2[0:1]
 g = arr2[1:2]
 r = arr2[2:3]
  b = b.flatten()
 g = g.flatten()
 r = r.flatten()
  np.savetxt('ts7/rvals.txt', r, fmt='%2.2x')
  np.savetxt('ts7/bvals.txt', b, fmt='%2.2x')
  np.savetxt('ts7/gvals.txt', g, fmt='%2.2x')
def toHex(a):
 vhex = np.vectorize(hex)
  b = vhex(a)
  return b
```

```
if __name__ == '__main__':
main()
```

Verilog module ledstrip (input logic clk, reset, input logic load, output logic wave out); logic rst internal; // holds pins low while waiting for load pin to qo hiqh logic end col; // pulse that goes high after values for 10 leds are sent logic [31:0] led counter; // counter that demarks each individual led logic led stb; // strobe for the beginning of each led logic[4:0] bit counter, bit c next; // keeps track of how many bits have been sent logic begin pix; //pulses high when a pixel starts logic led bit; // actual bit value being sent, gets decoded into waveform logic [3:0] led wave; // value that holds the waveform for a 1 or 0 for the leds logic [31:0] wave counter; // counter that should iterate 4 times per led logic wave stb; //strobe that pules 4 times per led logic [1:0] wave state; //whole number iterator 1-4 during each led logic [9:0] led add, led next; // current memory address for the r/g/b memory logic [7:0] red val, grn val, blu val; // memory output for the r/g/b memory logic [23:0] led val, leds; // led pixel values and holder for next set of leds //block to create clocks and pulses always ff @(posedge clk) begin

```
// update wave counter
                      if (reset | rst internal) wave counter <= 1'b0;
                      else {wave stb, wave counter} <= wave counter +</pre>
32'h1555555;
                      // counter to generate clock with period 1.2
microseconds
                      if (reset | rst internal) led counter <=
32'hFFFFFFF;
                      else {led stb,led counter} <= led counter +</pre>
32'h0555555;
                      // counter to increment the led address
                      if (reset) led add <= 1'b0;
                      else if (begin pix & led stb & !rst internal)
led add <= led next;</pre>
                      // wave state control
                      if (led stb) wave state <= 2'b11;
                      else if (wave stb) wave state <= wave state -
1'b1;
                      // internal reset control
                      if (end col & !load) rst internal <= 1'b1;</pre>
                      else if (load | reset) rst internal <= 1'b0;</pre>
                      // update led values;
                      if (reset | rst internal)
                           begin
                                 leds = led val;
                                 led bit = leds[0];
                           end
                      else if (begin pix & led stb) leds = led val;
                      else if (led stb) {led bit, leds} = {leds,
reset};
                end
           //updating the bit counter and led values on neg edge to
```

E155 Final Report

```
else if (led stb) bit counter = bit c next;
                end
           //creating string of all the led values
           assign led val = {grn val, red val, blu val};
           //modules for memory to access the predetermined values
           rpixvals rpv(clk, led add, red val);
          gpixvals gpv(clk, led add, grn val);
          bpixvals bpv(clk, led add, blu val);
          //controller to set the flags needed for logic in the ff
blocks
          controller con(clk, reset, rst internal, led bit,
wave state, led add, bit counter, led wave, led next, bit c next,
end col, begin pix, wave out);
endmodule
module controller(input logic clk, reset, rst internal,
                                input logic led bit,
                                input logic [1:0] wave state,
                                input logic [9:0] led add,
                                input logic [4:0] bit counter,
                                output logic [3:0] led wave,
                                output logic [9:0] led next,
                                output logic [4:0] bit c next,
                                output logic end col,
                                output logic begin pix,
                                output logic wave out);
          always_comb
                begin
                     // actual wave out logic
                     if(reset | rst internal) wave out = 1'b0;
                     else wave out = led wave[wave state];
                     // check if at end of file
                     if (led add == 10'b1111101000) led next = 1'b0;
                     else led next = led add + 1'b1;
```

E155 Final Report

```
//check if finished with column, should
activate reset code
                     if (led add % 10 == 0 & led add > 0 &
wave out == 1) end col = 1'b1;
                     else end col = 1'b0;
                     //set the begin pixel high at the beginning of
each pixel
                     if (bit counter == 1'b0) begin pix = 1'b1;
                     else begin pix = 1'b0;
                     //see if we've sent all 24 bits, reset to zero
if we have
                     if (bit counter == 5'b10111) bit c next = 1'b0;
                     else bit c next = bit counter + 1;
                     if (led bit) led wave = 4'b1100;
                     else led wave = 4'b1000;
                end
endmodule
module rpixvals(input logic clk,
                           input logic [9:0] a,
                           output logic [7:0] y);
          // sbox implemented as a ROM
          logic [7:0] rvals[0:999];
          initial $readmemh("rvals.txt", rvals);
          always ff @(posedge clk)
                y <= rvals[a];</pre>
endmodule
module gpixvals(input logic clk,
                           input logic [9:0] a,
                           output logic [7:0] y);
          // sbox implemented as a ROM
          logic [7:0] gvals[0:999];
          initial $readmemh("gvals.txt", gvals);
```

endmodule

Appendix A



Appendix B



Appendix C



Appendix D



Appendix E



Appendix F



Appendix G

https://www.pololu.com/file/0J1233/sk6812_datasheet.pdf

Report

Abstract	/ 2
Introduction: Motivation, Block Diagram, Overview	/3
New Hardware	/3
Schematics	/1
Microcontroller Design	/ 2
FPGA Design	/2
Results	/3
References	/ 2
Bill of Materials	/ 2
Software	/1
Verilog	/1
Writing & Organization	/3
Total	/ 25