

E155 Final Project: Magic See-Saw

Henry Limm and Alex Moody

Abstract

An electromechanical system is implemented to balance a ball on an actuated platform with one degree of freedom. The rectangular platform rotates about its short axis while the ball is free to roll along the platform's long axis. A soft potentiometer is used to provide ball position feedback to a ATSAM4S4B microcontroller that handles the main loop. A discrete time PID controller was implemented in hardware on the Cyclone IV FPGA. The microcontroller communicates with the Cyclone IV FPGA over an SPI connection to send error values and receive control values. The control values are calibrated on the microcontroller and converted into a PWM signal to drive the servo motor and actuate the platform. The system robustly responds to disturbances on the ball with small overshoot and small oscillations before arriving at a stationary steady state.

Introduction

The final project for E155 tasked students with using the ATSAM4S4B microcontroller and the Cyclone IV E FPGA to create a useful or interesting system. The HMC engineering curriculum introduces its students to traditional and modern control theory. All engineers learn about the transient response of systems and how different control laws can affect them. Although students work through many simulations implementing traditional and modern control in both discrete and continuous time, they often have less experience in working with physical systems. Even the physical systems students work with, though, are highly damped and do not require too much additional control beyond simple proportional control. Thus, the motivation behind this project is to practice implementing feedback control systems on a physical system that is more complicated to model. The final design was chosen such that the system's step response could be easily observed.

Overall System

The overall system consists of a ball track on a platform with a linear potentiometer mounted inside the track. A servo motor actuates the platform via a cam connecting the servo arm to an offset axis on the platform.





Figure 1: Physical System

The microcontroller manages the main tasks of the system by interfacing with the servo motor, potentiometer and FPGA as shown in the following figure:



Feedback System

For the ball to balance at a desired location, the motor must be controlled by a feedback loop. The following section describes each component of the feedback system in detail.

Position Sensor

The ball's position is tracked by a thin, flat rheostat that is adhered to the bottom of the ball's track. The <part no> is comprised of three layers: a base layer with a linear resistivity, a conductive layer, and an insulating layer with a cutout along the length of the sensor that separates the other two. When the ball (or anything else) presses on the sensor with enough force <F>, it completes a connection between the conductive and resistive layers. The resistance of the completed circuit will vary with where the sensor is pressed.

The variable resistor is integrated with a $10\text{ k}\Omega$ resistor to create a voltage divider. This setup yields the following relationship between the voltage into the circuit and out of the intermediate node.

$$V_{out} = V_{in} * \frac{R_{pot}}{R_{pot} + 10\text{k}\Omega} \quad (1)$$

Additionally, since the resistance across the potentiometer is proportional to the position of contact, equation (1) can be rearranged to express the position of the ball in terms of V_{in} , V_{out} ,

trackLength, max potentiometer resistance (R_{max}) and the $10k\Omega$ resistor. All of these parameters are fixed or available to the microcontroller at each time step.

$$x_{ball} = \frac{trackLength * V_{out} * 10k\Omega}{(3.3 - V_{out}) * R_{max}} \quad (2)$$

Where $V_{in} = 3.3V$, V_{out} is the output from the ADC, R_{max} is $18.1k\Omega$ and the track length is 500mm. This function solves for position based on the measurement of the voltage divider. The expression outputs the position of the ball in meters. Therefore, 0.25m corresponds to the center of the track.

Correction Calculation

Calculating the angle at which the track needs to be tilted in order to return the ball to its desired position is done primarily on the FPGA. However, some of the calculation is completed on the microcontroller itself.

MCU Passthrough

Before sending any information to the primary calculator on the FPGA, the microcontroller must first process the ball's position. Once the microcontroller measures the voltage across the rheostat, it converts that voltage to the ball's position using equation (2). Since the PID controller on the FPGA requires an error input, the position of the ball is compared to the hard coded desired position. The difference is then sent to the FPGA over the SPI connection as a 16 bit signed integer. Since the error value is initially a floating-point decimal ranging from 0-0.5, this requires the error to be scaled in magnitude before truncating to an integer. The error is multiplied by a factor of 1000 to provide the FPGA with three significant figures. Once the FPGA returns the proper control angle based on the error and previous errors, the microcontroller converts the angle to the proper range of the physical system. This requires limiting the angle such that the motor is not set to an angle that the mechanical system is not designed for. The parameters of the physical system will be discussed further in the mechanical design.

FPGA PID Controller

A proportional and derivative controller was implemented on the FPGA. A PID controller was chosen over state space alternatives because no plant model is required nor is an observer required to obtain the necessary states for control. Since the only accessible states are the angle and the position of the ball, creating an observer and plant model for the mechanical system is more time consuming than the traditional PID alternative. As discussed later, the mechanical system does not match its model perfectly which may have caused further difficulties with the state space approach. Finally, one of the most important factors in choosing a control design alternative was the ease of implementation on an FPGA. Since

discrete PID control can be expressed as a difference equation, it was an appealing approach to implement on the FPGA. The standard expression for a PID controller output is represented by the sum of the error, integral of past errors, and the derivative of the error.

$$u(t) = Kp * e(t) + Ki \int_0^t e()d + Kd * \frac{d}{dt}e(t) \quad (3)$$

Equation (3) can be converted to discrete time by finding its z-transform.

$$U(z) = \left[\frac{(Kp+Ki+Kd)+(-Kp-2Kd)z^{-1}+Kdz^{-2}}{1-z^{-1}} \right] E(z) \quad (4)$$

This expression can then be converted to the following difference equation.

$$u[k] = u[k - 1] + (Kp + Ki + Kd) * e[k] + (-Kp - 2Kd) * e[k - 1] + Kd * e[k - 2]$$

Where Kp, Ki and Kd are the gains for their proportional integral and derivative control respectively.

Given the structure of the difference equation, the FPGA could be easily configured to compute PID output values in hardware. The gain values for each type of control are hardcoded into the FPGA hardware and are multiplied by the correct error. The PID control is initialized by the microcontroller when reset is pulled high prior to any SPI communication in the main control loop. Once the errors and output is initialized at zero, the PID controller updates every time it receives an error value over SPI. In one clock cycle, the controller calculates the output with the difference equation represented by combinational logic while also cycling the errors through. The current error becomes the previous error and the previous error becomes the previous previous error and so forth. Additionally, an external signal is set high during the same clock cycle to signify that the computation has occurred. The error values are stored in the registers until another error value is sent to the FPGA by the microcontroller. The hardware implemented can be found in Appendix C.

One of the largest challenges with the PID controller on the FPGA is handling the error values with the 16 bit signed arithmetic. Recall the transformation from floats to integers described in the MCU passthrough section. In order for higher resolution error values to be used by the FPGA larger error values need to be sent to the FPGA logic. This process sometimes caused internal error values to exceed the maximum values of the 16 bit integer type after the gains were applied. Thus, improper control outputs were calculated by the logic. Ultimately, the problem was solved by reducing the size of the input error values and setting integral control gain to zero. Since integral control adds to the control output for every time step the error is nonzero, the value quickly grows beyond the max value of 16 bit integer. These issues can be fixed if floating point values are implemented in the logic. Floating point values allow all of the computations to function off of the original error that is calculated by the microcontroller.

Ultimately, the implementation of a PID controller on the FPGA is an elegant design that does not require excessive hardware. It is a fast way to calculate the proper control value for a system.

MCU Peripherals/Communication Protocols

Analog/Digital Converter

The analog to digital converter is used to convert the voltage corresponding to the position of the ball to a digital value. This peripheral is handled by a provided library that initializes the correct registers. The 10 bit resolution was used on the ADC channel 0 with a gain of 1. The voltage from the voltage divider is in the range of 0-2.3V so it does not need to be amplified. Additionally, the offset is turned off because the voltage does not go below zero and can be used directly from the voltage divider.

Serial Peripheral Interface

The microcontroller and the FPGA communicate with each other via an adaptation of the Serial Peripheral Interface (SPI) specification, taking advantage of a peripheral on the microcontroller built for that purpose. In addition to following the SPI communication format, the system also implements several additional status lines.

General SPI Peripheral

Data transfer between the microcontroller and the FPGA is done using Channel 0 of the SPI module on the microcontroller and a module on the FPGA adapted from the module in E155 Lab 7.

The microcontroller uses the library `fpga_controller.h` at the highest level to manage communications. This library is little more than a wrapper for the SPI library, but also manages the additional communication lines that will be detailed in the following section.

The SPI library, `SAM4S4B_spi.h`, is not actually the library provided for later E155 labs. This library adds functionality to disable the write protection on the peripheral using the Write Protection Mode Register (SPI_WPMR) register and the associated password (0x535049). While the write protection should be disabled by default, forcing the disable on each initialization has proven to ensure that the peripheral works.

In addition to manually disabling the peripheral's write protection on startup, this SPI module can also be configured to send up to sixteen bits of data at a time rather than eight. When the peripheral is initialized in `fpga_controller.h`, the Chip Select Register for channel 0

(SPI_CSR0) is given the value 8 for its BITS field, which configures the peripheral to send and receive 16 bits in a single transmission.

The `fpga_controller.h` library must also configure the SPI clock parameters, which are also written to the channel 0 Chip Select Register by `SAM4S4B_spi.h`. These parameters define the SPI clock (SPCK) polarity and phase as well as the frequency of the SPI clock itself.

To work in conjunction with the FPGA's SPI module, the SPCK polarity is set to be inactive at logic level zero (CPOL = 0) and the phase is such that data is changed on the clock's leading edge and captured on the falling edge (NCPHA = 0). To set the frequency of SPCK, the libraries define the SPI bit rate. The bit rate is defined as $SPCK \text{ Bit Rate} = f_{\text{peripheral clock}} / SCBR$, where SCBR is a field within SPI_CSR0. The microcontroller's clock is approximately 40 MHz, so SCBR is set to 10 to achieve a bit rate of 4 MHz. All other fields are left at default

Extra Communication Lines

The SPI communication between the microcontroller and the FPGA does not actually use the standard Chip Enable line at all. Instead, there are two status lines between the microcontroller and the FPGA, one driven by each. These lines are named GIVE_ERROR and GET_ANGLE, and load and done on the microcontroller and FPGA, respectively. When the microcontroller is ready to send the ball's current error to the FPGA, it raises GIVE_ERROR (load on the FPGA), which activates the SPI module within the FPGA to read in the microcontroller's transmission. Once the microcontroller finishes transmitting, it lowers GIVE_ERROR and waits. Once the FPGA finishes its round of correction calculations, it raises GET_ANGLE on the microcontroller (done internally). This prompts the microcontroller to read in the lever's new angle from the FPGA, writing garbage bits at the same time. Once the FPGA finishes its transmission, it lowers GET_ANGLE (done) and waits for the next transmission from the microcontroller.

Pulse Width Modulation

The servo motor is actuated by a PWM signal where the width of the pulse represents the angle to set the axel. The DS3218 servo has an operating frequency of 50-330Hz. Therefore the period of the PWM signal had to be large enough to encompass the full range of pulse widths to control the motor but still be within the frequency range. Since 0.5ms represents 0° on the servo and 2.5ms represents 270° on the servo, a total period of 4.5ms was chosen. This value is not the only functional period but it did allow the servo to operate on the upper end of its frequency and receive motor angles faster. The PWM peripheral on the microcontroller is used to produce the waveform.

The PWM peripheral produces a waveform by incrementing a counter every clock cycle. Once the counter reaches a defined value, it resets and starts counting from zero again. Each time


the counter resets, a new pulse is sent high. Thus, the period of the waveform depends on the clock speed and the counter reset value. The clock speed used is the main clock divided by eight. Since the main clock speed is known, the counter value to achieve the desired period could be calculated.

The PWM peripheral similarly defines the duty cycle of the waveform. By setting the max duty cycle in the peripheral, the PWM peripheral sets the pulse low once the counter reaches the max duty cycle value. Thus, the duty cycle waveform can range from a constant low logic level all the way to a constant high logic level depending on the max counter values set. The desired max duty cycle value can be calculated similarly to the max period value. Given the desired width of the pulse, and the speed of the clock, the max value of the counter can be calculated. Using the relationship between the angle and the width of the PWM pulse, an expression for the max duty cycle value can be written in terms of the desired angle of the motor.

Once the max duty cycle and max period values are calculated, they can be written to the PWM update registers that will adjust the PWM signal accordingly at the end of the next PWM period.

Mechanical Design

The mechanical design of the system consists of a wood base with a wood platform rotating on a suspended axis.



The servo actuates a cam that adjusts the tilt of the platform. The cam connection point on the platform has the same radius as the connection point on the servo. Therefore, the motor angle approximately matches the platform angle.

Calibration


Although the servo PWM signals were configured on the microcontroller such that it would have a neutral point of 0° , the mechanical system was not perfectly constructed to match this value. Therefore, the platform had to be calibrated with the motor values such that the neutral position of the platform is level. Further calibration on the position of the ball was necessary because the potentiometer was not perfectly centered about the neutral axis.

Tuning

The advantage of PID control is that there are only three tuning parameters, the proportional, integral and derivative control. The proportional control was not as large as the derivative control value because the system is extremely underdamped so it is important to limit the oscillations of the system. It is important to note that the gain on the derivative control value depends on the sampling time. Thus, a larger sampling time was implemented to achieve better derivative control. The integral control gain is set to zero on the FPGA for reasons described in the PID section. Integral control, however is implemented on the microcontroller in software and has a gain of 1 since the PD controller only produces a steady state error of about 3cm.

Current Implementation

The current implementation responds well to large and small disturbances with a small amount of overshoot and small oscillations before reaching its steady state.



References

Toochinda, Varodom. Digital PID Controllers. PDF 2011.

Chasnov, Ben; Norfleet, Caleb. Lab 7. PDF 2015, 2019.

Appendix A: Code

```
1 /**
2  * motorControl.c
3  *
4  * Top level code for microcontroller in the ball balancing system.
5  * Reads a ball's position and feeds it to an FPGA with a PD control
6  * accelerator
7  * over SPI.
8  *
9  * H Limm, A Moody
10 * Fall 2019
11 * HMC ENGR 155
12 */
13 #include "SAM4S4B.h"
14 #include "fpga_controller.h"
15 #include <stdio.h>
16
17 #define XDES .25 //desired ball position
18
19
20
21 int main() {
22     float xdOffset = 0.011;
23     float xd = XDES + xdOffset;
24     double angleOffset = 151.5;
25     double maxAngle = 10;
26
27     //initialize controller
28     samInit();
29     //initialize pins
30     pioInit();
31     //initialize delay
32     tcInit();
33     tcDelayInit();
34     //initialize SPI
35     uint32_t csActiveHigh = 1;
36     spiInit(SPCK_POL, SPCK_PHA, SPI_CSR_BITS_16, SCBR_DIV,
37     csActiveHigh);
38     //initialize PWM/motor position
39     pwmInit(0, 300, 22479, 14986);
40     servoSet(angleOffset);
41     //initialize ADC for feedback
42     adcInit(ADC_MR_LOWRES_BITS_10);
43     adcChannelInit(0, ADC_CGR_GAIN_X1, ADC_COR_OFFSET_OFF);
44     //initialize PID controller
45     initController();
46     //initialize integral control
```

```
46     double netError=0;
47     float pos = 0;
48
49     // set a xdes changer
50     int maxtime = 200;
51     int loopcount = 0;
52     float offset = 0.10;
53
54     // start the loop
55     while(1) {
56         //Find Error
57         int ki = 1;
58         float voltage = adcRead(0);
59         if (voltage < 2.2) {
60             pos = voltage*.276/(3.3-voltage);
61         }
62         float error = pos - (xd+offset);
63
64         //beginning of control (input error)
65         int16_t nangle = getNewAngle(error);
66         double angle = (double) nangle/12;
67
68         //Integral Control to Remove Steady State
69         angle = angle + ki*netError;
70         if (netError > 2) {
71             netError = 2;
72         }
73         else if (netError < -2) {
74             netError = -2;
75         }
76         netError = netError + error;
77         //end of control (output angle)
78
79         //Threshold angle
80         if (angle > maxAngle) {
81             angle = maxAngle;
82         }
83         else if (angle < -maxAngle-2) {
84             angle = -maxAngle-2;
85         }
86
87         //Convert angle to proper servo values
88         angle = angle+angleOffset;
89         servoSet(angle);
90         tcDelayMillis(40);
91
92         // position changer
93         if (loopcount >= maxtime) {
```

```
94         offset = -1 * offset;
95         loopcount = 0;
96     }
97     loopcount++;
98
99
100     }
101
102 }
103
```

```
1 /**
2  * fpga_controller.h
3  *
4  * Library for interfacing with FPGA configured as a feedback controller.
5  * Essentially an SPI wrapper that exclusively talks to the FPGA.
6  *
7  * H Limm, A Moody
8  * Fall 2019
9  * HMC ENGR 155
10 */
11
12 #ifndef FPGA_CONTROLLER_H
13 #define FPGA_CONTROLLER_H
14 #include <stdint.h>
15 #include "SAM4S4B.h"
16
17 // SPI PARAMETERS
18 #define SPCK_POL 0 // inactive state of clock 0
19 #define SPCK_PHA 0 // data changed on leading edge, captured on
20 // following
21 #define SCBR_DIV 10 // on 40 MHz clock -> f_SPCK = 40/10 MHz = 4
22 // MHz
23 // pins for FPGA comm
24 #define GIVE_ERROR PIO_PA18 // SOME PIN
25 #define GET_ANGLE PIO_PA19 // ANOTHER PIN
26 #define FPGA_RESET PIO_PA20 // arrivederci
27
28 #define QUANT_FACTOR 1000 // (x swing is 0 - 0.5; multiply to get to
29 // scalars)
30
31 void initController() {
32     // initialize spi
33     spiInit(SPCK_POL, SPCK_PHA, SPI_CSR_BITS_16, SCBR_DIV, 1);
34
35     // initialize additional pins for the communication
36     pioPinMode(GIVE_ERROR, PIO_OUTPUT);
37     pioPinMode(GET_ANGLE, PIO_INPUT);
38     pioPinMode(FPGA_RESET, PIO_OUTPUT);
39
40     // pulse reset on the FPGA so that the control registers are zeroed
41     pioDigitalWrite(FPGA_RESET, 1);
42     tcDelayMillis(20);
43     pioDigitalWrite(FPGA_RESET, 0);
44 }
45
46 // gives error to the FPGA, waits, then reads the new angle from FPGA
47 int16_t getNewAngle(float error) {
```

```
46     pioDigitalWrite(GIVE_ERROR, 1);           // tell FPGA that MCU is
sending error
47     int16_t error_q = (int16_t) (error*QUANT_FACTOR);           // quantize
(scale+round)
48     spiTxRx(error_q, 1);                           // send error MCU ->
FPGA
49     pioDigitalWrite(GIVE_ERROR, 0);           // tell FPGA that MCU is
done sending
50
51     // wait for the FPGA to finish calculating the new angle
52     while(!pioDigitalRead(GET_ANGLE));
53
54     return spiTxRx(0x4148, 1);                   // get error MCU <-
FPGA
55 }
56
57 #endif
58
```



```
1 /**
2  * SAM4S4B_spi.h
3  *
4  * Contains base address locations, register structs, definitions, and
5  * functions
6  * for the SPI (Serial Peripheral Interface) peripheral of the SAM4S4B
7  * microcontroller.
8  *
9  * Henry Limm, 2020
10 * hlimm@hmc.edu
11 * Fall 2019
12 */
13 #ifndef SAM4S4B_SPI_H
14 #define SAM4S4B_SPI_H
15 #include <stdint.h>
16 #include "SAM4S4B_pmc.h"
17 #include "SAM4S4B_pio.h"
18
19 // SPI BASE ADDRESS
20
21 #define SPI_BASE (0x40008000U)
22
23
24
25 // SPI REGISTERS
26
27 // SPI Control Register
28 typedef struct {
29     volatile uint32_t SPIEN           : 1;
30     volatile uint32_t SPIDIS         : 1;
31     volatile uint32_t                : 5;
32     volatile uint32_t SWRST          : 1;
33     volatile uint32_t                : 16;
34     volatile uint32_t LASTXFER       : 1;
35     volatile uint32_t                : 7;
36 } SPI_CR_bits;
37
38 // SPI Mode Register
39 typedef struct {
40     volatile uint32_t MSTR           : 1;
41     volatile uint32_t PS             : 1;
42     volatile uint32_t PCSDEC         : 1;
43     volatile uint32_t                : 1;
44     volatile uint32_t MODFDIS       : 1;
45     volatile uint32_t WDRBT         : 1;
46     volatile uint32_t                : 1;
```

```
47     volatile uint32_t LLB           : 1;
48     volatile uint32_t              : 8;
49     volatile uint32_t PCS           : 4;
50     volatile uint32_t              : 4;
51     volatile uint32_t DLYBCS       : 8;
52 } SPI_MR_bits;
53
54 // SPI Receive Data Register
55 typedef struct {
56     volatile uint32_t RD           : 16;
57     volatile uint32_t PCS           : 4;
58     volatile uint32_t              : 12;
59 } SPI_RDR_bits;
60
61 // SPI Transmit Data Register
62 typedef struct {
63     volatile uint32_t TD           : 16;
64     volatile uint32_t PCS           : 4;
65     volatile uint32_t              : 4;
66     volatile uint32_t LASTXFER     : 1;
67     volatile uint32_t              : 7;
68 } SPI_TDR_bits;
69
70 // SPI Status Register
71 typedef struct {
72     volatile uint32_t RDRF         : 1;
73     volatile uint32_t TDRE         : 1;
74     volatile uint32_t MODF         : 1;
75     volatile uint32_t OVRES        : 1;
76     volatile uint32_t ENDRX        : 1;
77     volatile uint32_t ENDTX        : 1;
78     volatile uint32_t RXBUFF       : 1;
79     volatile uint32_t TXBUFE       : 1;
80     volatile uint32_t NSSR         : 1;
81     volatile uint32_t TXEMPTY      : 1;
82     volatile uint32_t UNDES        : 1;
83     volatile uint32_t              : 5;
84     volatile uint32_t SPIENS       : 1;
85     volatile uint32_t              : 15;
86 } SPI_SR_bits;
87
88 // SPI Interrupt Enable Register
89 typedef struct {
90     volatile uint32_t RDRF         : 1;
91     volatile uint32_t TDRE         : 1;
92     volatile uint32_t MODF         : 1;
93     volatile uint32_t OVRES        : 1;
94     volatile uint32_t ENDRX        : 1;
```

```

 95     volatile uint32_t  ENDTX           : 1;
 96     volatile uint32_t  RXBUFF          : 1;
 97     volatile uint32_t  TXBUFE          : 1;
 98     volatile uint32_t  NSSR             : 1;
 99     volatile uint32_t  TXEMPTY          : 1;
100     volatile uint32_t  UNDES            : 1;
101     volatile uint32_t                                     : 21;
102 } SPI_IER_bits;
103
104 // SPI Interrupt Disable Register
105 typedef struct {
106     volatile uint32_t  RDRF             : 1;
107     volatile uint32_t  TDRE             : 1;
108     volatile uint32_t  MODF             : 1;
109     volatile uint32_t  OVRES            : 1;
110     volatile uint32_t  ENDRX            : 1;
111     volatile uint32_t  ENDTX            : 1;
112     volatile uint32_t  RXBUFF           : 1;
113     volatile uint32_t  TXBUFE           : 1;
114     volatile uint32_t  NSSR             : 1;
115     volatile uint32_t  TXEMPTY          : 1;
116     volatile uint32_t  UNDES            : 1;
117     volatile uint32_t                                     : 21;
118 } SPI_IDR_bits;
119
120 // SPI Interrupt Mask Register
121 typedef struct {
122     volatile uint32_t  RDRF             : 1;
123     volatile uint32_t  TDRE             : 1;
124     volatile uint32_t  MODF             : 1;
125     volatile uint32_t  OVRES            : 1;
126     volatile uint32_t  ENDRX            : 1;
127     volatile uint32_t  ENDTX            : 1;
128     volatile uint32_t  RXBUFF           : 1;
129     volatile uint32_t  TXBUFE           : 1;
130     volatile uint32_t  NSSR             : 1;
131     volatile uint32_t  TXEMPTY          : 1;
132     volatile uint32_t  UNDES            : 1;
133     volatile uint32_t                                     : 21;
134 } SPI_IMR_bits;
135
136 // SPI Chip Select Register
137 typedef struct {
138     volatile uint32_t  CPOL              : 1;
139     volatile uint32_t  NCPHA             : 1;
140     volatile uint32_t  CSNAAT            : 1;
141     volatile uint32_t  CSAAT             : 1;
142     volatile uint32_t  BITS              : 4;
```

```
143     volatile uint32_t SCBR           : 8;
144     volatile uint32_t DLYBS         : 8;
145     volatile uint32_t DLYBCT       : 8;
146 } SPI_CSRx_bits; // There are three of these
147
148 // SPI Write Protection Mode Register
149 typedef struct {
150     volatile uint32_t WPEN : 1;
151     volatile uint32_t      : 7;
152     volatile uint32_t WPKEY :24;
153 } SPI_WPMR_bits;
154
155 // SPI Write Protection Status Register
156 typedef struct {
157     volatile uint32_t WPVS           : 1;
158     volatile uint32_t                : 7;
159     volatile uint32_t WPVSR         : 8;
160     volatile uint32_t                : 16;
161 } SPI_WPSR_bits;
162
163
164
165 // OVERALL PERIPHERAL STRUCT
166 typedef struct {
167     volatile SPI_CR_bits SPI_CR; // (offset: 0x00)
168     volatile SPI_MR_bits SPI_MR; // (offset: 0x04)
169     volatile SPI_RDR_bits SPI_RDR; // (offset: 0x08)
170     volatile SPI_TDR_bits SPI_TDR; // (offset: 0x0C)
171     volatile SPI_SR_bits SPI_SR; // (offset: 0x10)
172     volatile SPI_IER_bits SPI_IER; // (offset: 0x14)
173     volatile SPI_IDR_bits SPI_IDR; // (offset: 0x18)
174     volatile SPI_IMR_bits SPI_IMR; // (offset: 0x1C)
175     volatile uint32_t      Reserved1[4]; // (offset:
176     0x20-0x2C) 4x 4 bytes res
177     volatile SPI_CSRx_bits SPI_CSR0; // (offset: 0x30)
178     volatile SPI_CSRx_bits SPI_CSR1; // (offset: 0x34)
179     volatile SPI_CSRx_bits SPI_CSR2; // (offset: 0x38)
180     volatile SPI_CSRx_bits SPI_CSR3; // (offset: 0x3C)
181     volatile uint32_t      Reserved2[41]; // (offset:
182     0x40-0xE0) 41x 4 bytes
183     volatile SPI_WPMR_bits SPI_WPMR; // (offset: 0xE4)
184     volatile SPI_WPSR_bits SPI_WPSR; // (offset: 0xE8)
185     volatile uint32_t      Reserved3[5]; // (offset:
186     0xEC-0xFC) 5x 4 bytes res
187     volatile uint32_t      Reserved4[10]; // (offset:
188     0x100-0x124) PDC Regs
189 } spi;
```

```
187 // POINTER TO A spi-SIZED PIECE OF MEMORY AT THE SPI PERIPHERAL BASE
    ADDRESS
188 #define SPI ((spi*) SPI_BASE)
189
190
191
192 // VALUES FOR SEVERAL OF THE SPI REGISTERS
193 #define SPI_CSR_BITS_8      0
194 #define SPI_CSR_BITS_9      1
195 #define SPI_CSR_BITS_10     2
196 #define SPI_CSR_BITS_11     3
197 #define SPI_CSR_BITS_12     4
198 #define SPI_CSR_BITS_13     5
199 #define SPI_CSR_BITS_14     6
200 #define SPI_CSR_BITS_15     7
201 #define SPI_CSR_BITS_16     8
202
203 // SPECIFIC PIO PINS AND PERIPHERAL FUNCTIONS THAT SPI USES (set in
    spiInit())
204 #define SPI_NPCS0           PIO_PA11      // Peripheral A
205 #define SPI_NPCSQ           PIO_PA15      // gpio
206 #define SPI_MISO_PIN        PIO_PA12      // Peripheral A
207 #define SPI_MOSI_PIN        PIO_PA13      // Peripheral A
208 #define SPI_SPCK            PIO_PA14      // Peripheral A
209 #define SPI_FUNC            PIO_PERIPH_A
210
211 // password to enable write protection
212 // WPEN defaults to 0 in SPI_WPMR, so using this is not entirely necessary
213 #define SPI_WPMR_WPKEY_PASSWD (0x535049 << 8);
214
215
216
217 // SPI USER FUNCTIONS
218 void spiInit(uint32_t clkpol, uint32_t ncpha, uint32_t bits,
    uint32_t scbr, uint32_t csActiveHigh) {
219     pmcEnablePeriph(PMC_ID_SPI);
220     pioInit();
221
222     // set pins to SPI functionality
223     pioPinMode(SPI_MISO_PIN, SPI_FUNC);
224     pioPinMode(SPI_MOSI_PIN, SPI_FUNC);
225     pioPinMode(SPI_SPCK, SPI_FUNC);
226     if (!csActiveHigh)
227         pioPinMode(SPI_NPCS0, SPI_FUNC); // use SPI_FUNC if
    not active high
228     else if (csActiveHigh) {
229         pioPinMode(SPI_NPCSQ, PIO_OUTPUT); // manually control
230         pioDigitalWrite(SPI_NPCSQ, 0);
231     }
```

```
232     }
233
234     // configure control and mode registers
235
236     SPI->SPI_CR.SPIEN = 1; // enable SPI
237     SPI->SPI_WPMR.WPKEY = SPI_WPMR_WPKEY_PASSWD; // set WP password
238     SPI->SPI_WPMR.WPEN = 0; // disable write protection
239     SPI->SPI_MR.MSTR = 1; // set to Master mode
240
241     // configure Chip Select Register
242     SPI->SPI_CSR0.CPOL = clkpol;
243     SPI->SPI_CSR0.NCPHA = ncpha;
244     SPI->SPI_CSR0.BITS = (uint8_t) bits; // bits per transfer
245     SPI->SPI_CSR0.SCBR = scbr;
246 }
247
248 // void spiTx(uint16_t data) {
249 //     // use # of bits as initialized
250 //     while(!(SPI->SPI_SR.TDRE)); // wait for old data in TDR to go
to shift reg
251 //     // once the TDR is clear for new data:
252 //     SPI->SPI_TDR.TD = data;
253 // }
254
255 // int spiRxReady() {
256 //     // return 1 when the Receive Data Register is full
257 //     return SPI->SPI_SR.RDRF;
258 // }
259
260 // int spiRx() {
261 //     if(spiRxReady())
262 //         return (uint16_t) SPI->SPI_RDR.RD;
263 //     else
264 //         return (uint16_t) 0;
265 // }
266
267 int16_t spiTxRx(int16_t txData, uint32_t csActiveHigh) {
268     // wait for old data in TDR to go to shift register and sent out
269     // while(!(SPI->SPI_SR.TDRE));
270     if (csActiveHigh) pioDigitalWrite(SPI_NPCSQ, 1); // for active high
CS
271     // once the TDR has been cleared for new data:
272     SPI->SPI_TDR.TD = txData;
273     // wait for all new RX data is transferred from shift register to
RDR
274     while(!(SPI->SPI_SR.RDRF));
275     if(csActiveHigh) pioDigitalWrite(SPI_NPCSQ, 0); // for active high
CS
```

```
276 |         // return the RX data in the RDR
277 |         return (int16_t) SPI->SPI_RDR.RD;
278 |     }
279 |
280 | #endif
281 |
```


```
1 ////////////////////////////////////////////////////////////////////
2 // controller.sv
3 // HMC E155 20 November 2019
4 // amody@hmc.edu
5 // spi module modeled after E155 lab7 starter code
6 // code was modeled after an example Verilog pid controller:
7 // https://openlab.citytech.cuny.edu/?get_group_doc=4784/1393258757-
  DigitalPIDControllers_2011.pdf
8 ////////////////////////////////////////////////////////////////////
9
10 ////////////////////////////////////////////////////////////////////
11 // controller
12 //   Top level module with SPI interface and SPI core
13 ////////////////////////////////////////////////////////////////////
14
15 module controller(input  logic clk, reset,
16                  input  logic sck,
17                  input  logic sdi,
18                  output logic sdo,
19                  input  logic load,
20                  output logic done);
21
22     logic [15:0] error, angle;
23
24     controller_spi spi(sck, sdi, sdo, done, error, angle);
25     controller_core core(clk, reset, load, error, done, angle);
26 endmodule
27
28 ////////////////////////////////////////////////////////////////////
29 // controller_spi
30 //   SPI interface. Shifts in error values
31 //   Captures angle when done, then shifts it out
32 //   Tricky cases to properly change sdo on negedge clk
33 ////////////////////////////////////////////////////////////////////
34
35 module controller_spi(input  logic sck,
36                     input  logic sdi,
37                     output logic sdo,
38                     input  logic done,
39                     output logic [15:0] error,
40                     input  logic [15:0] angle);
41
42     logic          sdodelayed, wasdone;
43     logic [15:0] angleCaptured;
44
45     // assert load
46     // apply 8 sclks to shift in error, starting with error[0]
```






```
47 // then deassert load, wait until done
48 // then apply 8 sclks to shift out angle, starting with cyphertext[0]
49 always_ff @(posedge sck)
50     if (!wasdone) {angleCaptured, error} = {angle, error[14:0], sdi};
51     else          {angleCaptured, error} = {angleCaptured[14:0],
error, sdi};
52
53 // sdo should change on the negative edge of sck
54 always_ff @(negedge sck) begin
55     wasdone = done;
56     sdodelayed = angleCaptured[14];
57 end
58
59 // when done is first asserted, shift out msb before clock edge
60 assign sdo = (done & !wasdone) ? angle[15] : sdodelayed;
61 endmodule
62
63 ////////////////////////////////////////////////////
64 // controller_core
65 // top level ceontroller
66 // when load is asserted, takes the current error and
67 // calculates angle
68 // difference equation:
69 //  $u_{out} = u_{prev} + k1*e_{in} - k2*e_{prev}[1] + k3*e_{prev}[2]$ ;
70 ////////////////////////////////////////////////////
71
72 module controller_core(input logic clk, reset,
73     input logic load,
74     input logic [15:0] error,
75     output logic done,
76     output logic [15:0] angle);
77     PID control1(clk, load, reset, error, angle, done);
78
79
80 endmodule
81
82 ////////////////////////////////////////////////////
83 // PID Controller
84 //  $k1 = kp + ki + kd$ 
85 //  $k2 = -kp - 2*kd$ 
86 //  $k3 = kd$ 
87 ////////////////////////////////////////////////////
88
89 module PID #(parameter WIDTH = 16)
90     (input logic clk, load, reset,
91     input logic signed [WIDTH-1:0] e_in,
92     output logic signed [WIDTH-1:0] u_out,
93     output logic done);
```

```
94
95     logic signed [WIDTH-1:0] k_1 = 16'd1;
96     logic signed [WIDTH-1:0] k_2 = 16'd1;
97     logic signed [WIDTH-1:0] k_3 = 16'd1;
98
99     logic signed [WIDTH-1:0] u_prev;
100    logic signed [WIDTH-1:0] e_prev1;
101    logic signed [WIDTH-1:0] e_prev2;
102
103
104
105    always @(posedge clk) begin
106        if (load)
107            done = 0;
108        if (reset==1) begin
109            u_prev = 0;
110            e_prev1 = 0;
111            e_prev2 = 0;
112        end
113        else if ((~load) && (~done)) begin
114            assign u_out = u_prev + (k_1 * e_in) - (k_2 * e_prev1) + (k_3 *
115            e_prev2);
116            e_prev2 <= e_prev1;
117            e_prev1 <= e_in;
118            u_prev <= u_out;
119            done = 1;
120        end
121    end
122 endmodule
123
```

Appendix B: Schematic



EP4KCE6E22C9



Appendix C: FPGA Schematic

