RF Wireless Text Messaging System

Final Project Report December 8, 2000 E155

Braden Pellett and Steve Yan


Abstract:

One of the hot topics in modern computing is wireless communication. WAP and Bluetooth technologies are poised to revolutionize the way that electronic devices and the humans who use them will interact in the future. In the spirit of such up and coming technology, the objective of this project is to design and implement a wireless communication system using RF wireless transceivers. The system incorporates a multi-layered communication protocol with packet recognition and simple handshaking. Each transceiver station consists of a 4x4 matrix keypad for input, LCD for text display, half-duplex transceiver, FPGA board, and M68HC11EVB. On user input or incoming data, the FPGA alerts the HC11 via external interrupt signals. The HC11 controls an LCD display menu system and writes data to memory. The menu system allows the user to input a message for transmission or to view the past six received messages.

I. Introduction

This project is an experimental foray into wireless communication, a facet of the high technology industry that is currently experiencing rapid growth. As this technology is a lock for becoming the standard in the future, it begs the question of how difficult it is to implement such a system and what kinds of problems are inherent in wireless technology.

To answer this very question, this project implements a multi-layered communications protocol. This protocol forms the basis for a wireless text messaging system that allows for sending and receiving of text messages via half-duplex RF transceivers operating in the 900 MHz range. The protocol is robust enough to allow the messaging system to differentiate between transceiver noise and actual data. Furthermore, the system allows for a simple handshaking protocol that allows a sender to confirm the reception of his/her message.



Transceiver Station

Figure 1. System Block Diagram.

Design Overview

The overall design consists of two transceiver stations, each with identical hardware (see block diagram). The FPGA and M68HC11 tasks are divided cleanly based on the protocol layers. The FPGA handles the lowest layers of the protocol. Its task is only to send or receive data but not interpret this data in any way. The FPGA listens to incoming data on the transceiver and based on the protocol criteria (see FPGA Design) discards the data as noise or recognizes a message header followed by data. Should the latter occur, the FPGA alerts the HC11 of incoming data via external interrupt signals (see Microcontroller Design). The transceiver is controlled exclusively by the FPGA. The FPGA takes input from the HC11 to select transfer or receive mode for the transceiver. Furthermore, the FPGA takes data

from the HC11 to select transfer or receive mode for the transceiver. Furthermore, the FPGA takes data from the keypad and interrupts the HC11 to capture the keypad press.

The HC11 is interrupt-driven. The HC11 will spin waiting for a keypad press or interrupt signals from the FPGA. The HC11 handles the higher layers of the protocol. That is, it will not be interrupted unless real data is received by the transceivers or if the user manipulates it via keypad press. Based on which interrupt signal the HC11 receives, it will either send out a byte of data, setup for receiving data, receive a byte of data, or read from the keypad.

The system interface uses a 16x2 LCD character display. The HC11 drives a menu system on the LCD that allows the user to enter and send a message, alerts the user of an incoming message, or allows the user to view a message history of up to six previous messages. The LCD is driven exclusively by the HC11.

II. New Hardware

This text messaging system uses two new types of hardware: an LM016 16x2 LCD character display and a Linx Technologies SC-PA Series RF transceiver module.

LM016 16x2 LCD Character Display (LM016)

This LCD includes an on-board driver that handles functionality such as recognizing characters, writing characters to the display, and moving the cursor. Therefore using the LCD is simply a matter of issuing the correct series of commands to the LCD. This LCD display is controlled via 14 pins (see Schematics). The first three pins (GND, V_{cc} , V_e) control power to the LCD. An external potentiometer is tied to these three pins to control the intensity of the LCD display.

The next three pins (RS, R/W, E) are used as control pins. Writing to these pins and then issuing specific commands to the data pins will cause different functionality on the LCD. Pin 4 (Register Select) should be high when writing characters to the display and low when writing to control registers. Pin 5 (Read/Write) allows a user to either write data to the display or read from its on-board memory. The read functionality was not used in this project. Pin 6 (Enable) should be strobed low after setting up the data pins. The data on pins 7-14 are latched on the falling edge of this signal.

Pins 7-14 (DATA0 through DATA7) are used for data I/O. They are used either to write actual data to the screen or issue certain control commands to the LCD.

Most displays of this type have similar programming. A full reference of LCD commands can be found at: <u>http://www.repairfaq.org/filipg/LINK/F_LCD_progr.html#LCDPROGR_002</u>

Linx Technologies SC-PA Series RF Transceiver Module (TR-916-SC-PA)


The SC-Series modules are single-channel, half-duplex digital/analog transceivers designed for wireless applications for up to 500 feet outdoors and 200 feet indoors. The SC-PA transceiver module operates in the 900 MHz range and transfers data at a rate of up to 33.6 KBps. An on-board voltage regulator regulates the transceiver's internal V_{cc} to 3.0V. The transceiver can operate over an input voltage range of 2.7V to 16V.

These transceivers were chosen for their easy interface. The antenna connector came preconnected and the pinout, as seen below, is simple. However, these transceivers have some subtle aberrations that should be noted. On startup of the transmitter there is a 4-5 msec period of time during which the transmitter should be allowed to stabilize before sending data. Similarly for the receiver, a 7-10 msec delay is needed. Finally, on transfer/receive switching a fair amount of noise is generated on the transceivers, which, if not accounted for, will be interpreted as data by the communications protocol. The protocol used in the text messaging system compensated for both of these problems.

Pin #	Pin Title	Description
1, 11, 13, 15-	Ground	Module Grounds
20		Tie to Common Groundplane
2	RXDATA	Recovered Data Output
3	AUDIO	Recovered Analog Output
4	RSSI	Received Signal Strength Indicator
5	PDN	Logic Low Powers Down The Transceiver
6	N/C	Not Implemented Do Not Connect
7	RXEN	Receiver Enable Pin Active High Pull Low When in TX
8	TXEN	Transmitter Enable Pin Active High Pull Low When in RX
9	TXDATA	Analog or Digital Content to be Transmitted
10	VIN	2.7-16VDC Supply
12	ANT	50Ω Antenna Port TX/RX Switched Inside Module
14	PWR LEV	Do Not Connect! Not Used on PA Version

Table 1. RF Transceiver Pinout

III. Schematics



IV. Microcontroller Design

The M68HC11 handles controlling the LCD-displayed menu system, storing received messages, and allowing for input and transmission of a text message. All 68HC11 functionality is either polling or interrupt-driven. Table 2 shows the various input and output signals accepted and generated by the HC11:

Table 2. Microcontroller I/O

Inputs	Outputs
Transceiver Data Port (PORTC)	Transceiver Data Port (PORTC)
Keypad Data Port (PORTE)	Transceiver Direction Select (PA7)
Receiver Incoming Transmission IRQ (PA2)	Transmitter Enable (PA6)
Receiver Data Ready IRQ (STRA)	LCD Data (PORTB)
Transmitter Data Request IRQ (PA1)	LCD Control (PORTA [5:3])
Keypad Data Ready (Polling) (PA0)	

Program Data

The HC11 tracks a wide variety of program data to help it decide which subroutines to execute based on incoming interrupt or polling signals. Most notably it remembers which screen is displayed on the LCD, where in memory data to be transmitted is stored, and where in memory previous messages have been stored (see Appendix B for a full listing of program data).

Data Structure

The messages sent and received by each transceiver station expect the following structure for each message:

- 1. Control character. This first byte denotes if the message is an actual text message or simply a handshake.
- 2. Data. If there is text to be sent, the words of the message (up to 32 characters) immediately follow the message control character. If this is simply a handshake, no data is sent after the control character.

Handshaking

The HC11 controls a simple handshaking protocol that will allow a user to verify if the other transceiver station correctly received his/her message. If a transceiver station receives what it identifies as a valid message, it will immediately send out a handshake signal to alert the sender that a message was received. The sender will then display on the LCD that the transmission was successful. If no such handshaking signal is received after a certain timeout period (1 msec in this case) then the sending station displays a failure message.

Transfer/Receive Switching

The HC11 will be able to send and receive messages by controlling the physical RF transceiver module via the FPGA. It uses two output signals to accomplish this: Transmitter Enable and Direction Select. When Direction Select is low, the transceiver is set to transmit. When Direction Select is high, the transceiver is set to receive. When Transmitter Enable is high, this prompts the FPGA to repeatedly fire the Transmitter Data Request Interrupt in order to send a message byte by byte from the HC11.

When sending data, the HC11 cannot switch back to receive mode immediately after sending the stop byte. Although the HC11 will be finished sending, the FPGA will still be piping data serially to the RF transceiver. Switching during this period will prematurely terminate the outgoing data. Conversely, the HC11 should not be allowed to switch to transfer mode until any incoming messages have been completely sent.

To fix this problem, the HC11 monitors different input and output signals to determine when it is safe to switch from receive to transfer and vice-versa. It cannot enter transfer mode until the Receiver Incoming Transmission Interrupt signal is low. This guarantees that switching will not cut off any incoming data. Furthermore, the HC11 cannot enter receive mode until the Transmit Enable signal and Transmitter Data Request Interrupt signals are low. When the latter is low, this signifies that the FPGA has completely sent out the byte of data that it last read from PORTC.

Polling and Interrupts

Figure 2 shows a simplified version of the microcontroller's program flow. Note that the HC11 will only execute its subroutines if either a) a keypress is detected or b) an interrupt signal goes high. In this sense the HC11 is usually slave to the FPGA except on initializing data transmission, where it will raise the transfer enable signal to prompt the FPGA to pull data from the HC11 on the Transceiver Data Port (PORTC).

The keypress poller spins on the Keypad Data Ready flag (IC3F). When a key is pressed on the matrix keypad and the FPGA raises this signal, the poller will break from its spin and traverse the rather lengthy if-then-else keypress logic. The HC11 will call different subroutines based on which screen (main menu, send screen, or view history) is currently on the LCD and which keys on the keypad are pressed. The keypress poller was originally made an interrupt, however due to its length and non-time critical nature, it was downgraded to a polling scheme in order to eliminate the risk of this lengthy routine from delaying other more time-critical interrupts.

At any point during the keypress polling routine, an external interrupt signal from the FPGA can trigger one of three interrupt service routines (ISR) to fire. These three interrupt signals are: Receiver Incoming Transmission, Receiver Data Ready, and Transmitter Data Request. Each of these signals prompts the HC11 to setup for incoming messages, send a data word, or receive a data word.

Receiver Incoming Transmission IRQ

This interrupt alerts the HC11 that the FPGA has recognized a valid data packet and that incoming data is imminent. This signal will stay high for the duration of the message reception. To prepare for this data, on this interrupt's positive edge the ISR for Receiver Incoming Transmission raises a flag that instructs the Receive Data Ready ISR to look for one of the two control characters corresponding to either an incoming message or a handshake confirmation.

This ISR will also trigger on the negative edge of the interrupt signal. If a handshake was just received, the ISR need not do anything since this is simply confirmation that the last message it sent out was properly received. If a message was just received however, the HC11 will nest Transmitter Data Request interrupts within this ISR in order to send out a handshaking response immediately.

Receiver Data Ready IRQ

The Receiver Data Ready signal fires every time the FPGA reads in a new byte of incoming data. When this signal is raised, the ISR will do different things based upon the flags that are set within the program.

If the "Expect Control Character" flag is raised, then the ISR attempts to interpret the byte of data that it reads from PORTC as one of the two control characters. If neither can be matched to the data, the ISR immediately disregards the entire message. If the data is a message, then the ISR will calibrate a new position in the history memory block and subsequently treat each successive byte as a byte of an incoming message, storing it to memory. If the data is a handshake, the ISR disregards any other data following the handshake control character. This is merely confirmation that the other transceiver station received the previously sent message. When the Receiver Incoming Transmission Interrupt goes low, this signifies the end of an incoming message. A stop byte (\$00) is used to terminate the string written to memory.

Transmitter Data Request IRQ

The Transmitter Data Request signal fires every time the FPGA requests a new piece of data from the HC11. This signal will only fire if the Transmitter Enable signal is high. The ISR reads a byte of data from the block of memory that records the message to be transmitted and writes this data to PORTC for output. When the ISR sees the stop byte (\$00), this signifies that the message is finished and the ISR sets the Transmission Enable signal low. The ISR does not send the stop byte.


Message History

The text messaging system message history is a circular array of six 33-byte blocks of memory. This circular setup eliminates the need to shift all the previous messages over in memory when the history has been filled and a new message has come in. Rather, before a new message comes in the HC11 calculates from the address of the current newest message where the address of the next new message will be. Should it hit the limit of the memory block devoted to message history, it will wrap to the front of the history memory block to store the new message.

LCD Display and Control

Writing to the LCD display is controlled via PORTB and three bits of PORTA. A series of LCD control subroutines along with subroutines that draw specific screen types (main menu, send screen, view history) are used to represent to the user the changing state of the text messaging system. The LCD display will change in response to different keypresses in different areas of the menu system. Since the LCD display requires a delay on the order of 3-5 msec between writing characters, LCD display writing subroutines are called from the main program rather than from interrupt service routines to minimize interrupt delays.

Figure 2. M68HC11 Program Flow Block Diagram | This is a simplified representation of the HC11's routines that outlines its main functionality.



V. FPGA Design

The FPGA holds three main components: the keypad decoder, the RF serial data transmitter, and the RF serial data receiver. All the components use two primary signals: the input clock (clk) and the global reset (reset_L).

Keypad

The keypad decoder module polls a 4x4 matrix keypad for input (polling on keypad_cols and watching for input on keypad_rows). It outputs the typed value using an ASCII encoded word on an 8-bit bus (keypad_data_port), and uses the positive edge of another signal (keypad_data_ready) to indicate new data is available. As part of the keypad decoding, three keys in the right most column are designated as shift keys, which change which characters are decoded for the first three columns. There is also 3 outputs which indicate which shift key, if any, is active (shift_L[0..2]). Refer to appendix C for the keypad layout.

RF Serial Data Transceiver

Design Description

The other two main components on the FPGA, the RF serial data transmitter and the RF serial data receiver, handle the lower layers of the designed communication protocol, while the upper layers are on the 68HC11 microcontroller. What this means is that the FPGA handles all aspects of the communication of individual words of data, but does not interpret the meaning of the words in any way. The microcontroller handles the meaning of individual words, but is not concerned with how these words are communicated. The rest of this section is concerned with the operation of the communication modules in the FPGA. Refer to the microcontroller section for an explanation of the higher-lever protocol.

In figuring out how to send data words over the RF wireless link using the receiver modules, a few facts needed to be considered. First, the transceiver makes no assumptions about the serial data, and does not encode it in any way. Secondly, the transceiver module needs to have a square wave that alternates enough so that its data slicer has some frequency on which to lock. Finally, there is the definite possibility for noise, which the protocol should handle with some grace.

In addressing these issues, communication of data words with the FPGA is split up into a header and the data. In turn, the header is split up into a wake-up preamble and a data word alignment region. The data section is just a stream of, currently, 8-bit data words. All transmissions have a carrier frequency which dictate the maximum frequency at which the serial transmission alternates, and is the rate the transmission tries to stay close to as not to confuse the transceiver module. As of the time of this report, a 15.6 KHz maximum frequency square wave using a 1 MHz main clock into the FPGA was employed.

The header consists of a wake-up preamble and a data word alignment region. Before the preamble, the serial data is pulled to a constant high. The wakeup preamble consists of an alternating sequence of 30 "sub-bits" that are transmitted at the base frequency of communication. A "sub-bit" will be defined as a high or low signal lasting half the carrier period. After the wakeup preamble, a special sequence of sub-bits is sent (HHLHHLHLLHLL), followed by 12 more alternating sub-bits. After this, data transmission begins. Data, it should be noted, is encoded using a set of three sub-bits, where a 1 is HHL and 0 is HLL.

The wake-up preamble has three purposes: to setup the data-slicer in the transceiver module, to establish a phase lock between the transmitting and receiving clocks, and to let the receiver know that a header is beginning. The receiver, in order to establish a phase lock with the transmitting clock, and to try to average out noise pulses, samples each sub-bit 8 times. When waiting for data, the receiver goes through the following steps:

- 1. Compare the sampled serial input to a well-defined positive edge. It will pick up on one of the wake-up preamble's pulses, and synchronize itself to the edges of this square wave, so it knows the alignment of the sub-bits.
- 2. To make sure that there is actually a preamble being received (and not, say, a noise burst), it checks to see if there is a high-low-high-low-high-low (HLHLHL) pattern in the serial data. A "high" or a "low" is determined from the sampled serial input by finding the majority value of the 8 samples.
- 3. Now the receiver synchronizes to the data words by searching for the HHLHHLHLLHLL sub-bit sequence.
- 4. Finally, it waits for 12 more sub-bits before turning over control to the data word extracting section in order to synchronize itself with the incoming data words. These sub-bits are placed in the serial transmission so that the receiver cannot accidentally mistake where the data word alignment sub-bit sequence really is, since high-low-high-low (HLHL) sub-bit sequences cannot easily appear in encoded data-bit sequences, even with heavy noise.

Steps 2 and 3 have a timeout timer associated with them that will make the receiver give up looking for the expected input and return to step 1 after a certain number of candidate sub-bits have passed by. This is especially important for step 3. Otherwise the receiver might skip the true 4-bit word (e.g. due to noise) and start looking for it inside the data portion of the transmission, which would cause all data to be incorrectly aligned. See figure 3 for an example of the header.




Figure 3. Message Header | A series of 32 sub-bits followed by a data word alignment.

Now data words being to be decoded. The transmitter, as mentioned earlier, encodes each databit of the word with three sub-bits (1 = HHL, 0 = HLL). This way, the serial output will not remain at a single high or low state for very long, and thus there is a base frequency for the transceiver to pick up on. The data section of the transmission is just a string of bits encoded in the above way. Once data words begin to be recognized, the receiver outputs them to the 8-bit data but. When the receiver gets a word of completely invalid encoded bits (most likely because the serial input has returned to its default constanthigh state, which is what the transmitter section will do once it is done sending data), the receiver resets to searching for a transmission header. See figure 4 for an example of the data transmission.




Figure 4. Message Header followed by data words.

Operation Description

Since the RF transceivers are half-duplex, only one bi-directional port is used for data input or output (transceiver_data_port). Another signal selects whether the FPGA should be in transmit or receive mode (transceiver_direction_select).

The transmitter module when not communicating just sends out a constant high signal. It uses an enable signal (transmitter_enable) to start communication. It will sample the data input on an 8-bit bus (transceiver_data_port). An output signal (transmitter_data_request) indicates on its positive edge that the transmitter has sampled the input data bus, and so new data may be asserted. When the enable signal is set low again, the transmitter finishes the word it is on, and resets to its initial state. The data request signal goes low after the transmitter has been disabled only when the transmitter has finished sending the last pieces of data and a sufficiently long period of a constant high signal to tell the receiver that the data has ended.

The receiver module waits for a valid incoming transmission. Once it identifies one, it sets a signal telling a transmission is arriving (receiver_incoming_transmission). Then it starts decoding the data words, which are then loaded to an 8-bit bus (transceiver_data_port), and then uses the positive edge of another signal to indicate data is ready on the bus (receiver_data_ready). This decoding continues until the serial data stream stops being valid for an entire data word, at which points the receiver resets to its initial state, and so the incoming transmission signal is also reset.

VI. Results

All of our tests of the final product returned favorable results. The lower level protocol effectively discarded noise and never was falsely triggered by such noise. Further, when sending data, all the words got through intact if the FPGA successively picked up the incoming signal, which it did almost all the time (at ranges tested up to the distance across the lab). The upper levels of the protocol also behaved as expected, and our handshaking implementation was able to determine if the receiver had picked up the message or not.

Outside of the protocol, the other features (mostly made up of user-interfaces) also worked as expected. The keypad and the LCD operated properly. Interface features for the text messaging system program, namely a menu system, a message history, and a automatic indicator of a new message, all worked as designed.

The most challenging portion of the design was the protocol in general. In particular, the lower levels presented some interesting challenges to overcome, as discussed in the FPGA section. However, every major portion of the project presented some problem to solve, all of which (no matter how small) helped to further our understanding of the hardware we were working with.

Overall, we accomplished the goals set out in our final proposal, and were even able to go a bit further. The experience we received with the technology should prove useful, or at least make good small talk at parties. Hopefully the information contained in this document will adequately inform the reader of the issues and challenges of implementing this or a similar design.

References

[1] http://www.repairfaq.org/filipg/LINK/F_LCD_progr.html#LCDPROGR_002

- [2] http://www.fe.uni-lj.si/~tuma/seminarske/senzor/lm016/znaki.htm
- [3] "Digital Alarm Clock", Jason Fong, Fernando Mattos http://www3.hmc.edu/~harris/class/e155/projects99/alarmclock1.pdf
- [4] http://www.linxtechnologies.com/lpdfs/scpamanual.pdf
- [5] http://www.linxtechnologies.com/lpdfs/scpadata.pdf

Parts List

Listing of all the components used other than standard resistors, capacitors, and parts available in the MicroP's lab.

Part	Source	Vendor Part #	Quantity	Price
Linx Half-Duplex RF Transceiver	RF Digital	TR-916-SC-PA	2	\$96.60
-	http://www.rfdigital.com			
10 Pin Terminal Strips	Mar-Vac Electronics	510AG91F10ES	2	\$4.18
40 Pin Header	Mar-Vac Electronics	-	2	\$1.98
Two Row 60 Pin Header	Mar-Vac Electronics	-	2	\$2.98
16x2 LCD Char. Display	Stock Room	LM016		
Breadboard	Radio Shack	-	2	\$9.98
			TOTAL:	\$115.72

Appendix A | Verilog HDL Modules

```
TOP
11
// top.v
11
// Authors: Braden Pellett (bpellett@hmc.edu)
11
     Steven Yan (syan@hmc.edu)
11
// Last updated: 12-7-00
11
// The top level of our FPGA logic design, which incorperates a keypad
\ensuremath{{\prime}}\xspace )/ decoder and RF transceiver interface for converting data between
// straight parallel data and serial data suitable for output over a
// wireless link.
11
module top(clk, reset_L,
           keypad_rows, keypad_cols, keypad_data_port, shift_L, keypad_data_ready,
           transceiver_direction_select,
           transmitter_enable, transmitter_data_request,
           receiver_incoming_transmission, receiver_data_ready,
           transceiver_data_port,
           SC_rxdata, SC_txdata, SC_txen, SC_rxen,
           tmp_bit, tmp_cnt, tmp_state, receiver_clk);
   input
                clk;
                                                // The main clock signal
                                                // The main reset signal (tied to GSR)
    input
                 reset_L;
                 transceiver_direction_select; // 0 = transmit, 1 = receive
   input
                                                // From the rxdata pin on the SC
   input
                 SC rxdata;
                 transmitter_enable;
                                                // Start sending data
    input
                                                // Read from the keypad
   input [3:0] keypad_rows;
                                                // To the txdata pin on the SC
                SC_txdata;
   output
   output
                SC_txen;
                                                // To the txen pin on the SC
                SC_rxen;
                                                // To the rxen pin on the SC
   output
                keypad_data_ready;
                                                // Keypress interrupt pin
   output
   output
                transmitter_data_request;
                                                     // Data request interrupt pin
                                                11
                                                    (FPGA is sending, wants more
                                                      data from HC11)
                                                11
                receiver_incoming_transmission;
   output
                                                 // Incoming transmission interrupt
                                                 // (FPGA is receiving, and a packet
                                                //
                                                      of data is being read)
                receiver_data_ready;
                                                 // Incoming data interrupt pin
   output
                                                // (FPGA is receiving, has a data
                                                      word on the output)
                                                11
                                                // Indicates which shift key is set
   output [2:0] shift_L;
                                                11
                                                    on the keypad.
                                                11
                                                     (active low for use with LEDs)
                                                // Poll the keypad
   output [3:0] keypad_cols;
   output [7:0] keypad_data_port;
                                                // Decoded data from the keypad
   inout [7:0] transceiver_data_port;
                                                // The decoded trasceiver I/O
    // Diagnostic signals
    11
   output
                receiver_clk;
   output
                 tmp_bit;
   output
                 tmp_cnt;
   output [2:0] tmp_state;
   wire
                 keypad_clk;
   wire
                 receiver_clk;
```

```
wire
                transmitter_clk;
   wire [2:0] shift;
   wire
                    transmitter_enable;
   wire
                    keypad_data_ready;
   wire
                    transmitter_data_request;
   wire
                    receiver_data_ready;
          [7:0] receiver_data_word;
   wire
         [7:0] keypad_data_port;
   wire
   wire
         [7:0] transceiver_data_port;
    11
    // Create the clocks for the keypad poller, the transmitter,
    // and the reciever.
    11
   make_slow_clk msk(clk, ~reset_L,
                      keypad_clk, transmitter_clk, receiver_clk);
    11
    // Poll the keypad to see what the user is typing, and output
    // this information as a ASCII character and a signal saying
    // there is new data to be read.
    11
   keypad_decoder kd(keypad_clk, ~reset_L, keypad_rows,
                      keypad_cols, shift, keypad_data_ready, keypad_data_port);
   // Sample the serial signal from the RF transceiver module and
    // decode any incoming data. Output said data, indicate that
    // a transmission is coming in, and output a signal each time
   // a new word is available to be read.
   11
   receiver rx(receiver_clk, ~reset_L, SC_rxdata,
                receiver_incoming_transmission, receiver_data_ready, receiver_data_word,
                tmp_bit, tmp_cnt, tmp_state);
    11
   // The transmitter translates the parallel input into an encoded serial
    // output with a special header suitable for input into the RF transceiver.
   // When enabled, reads in data words and provides a signal indicating when
   // it is read for another word. Disabling causes the transmitter to stop // sending after the last word. When the data request signal goes low
    // after the transmitter has been disabled, this is an indication that
   // the transmission is complete.
    11
   transmitter tx(transmitter_clk, ~reset_L, transmitter_enable, transceiver_data_port,
                   transmitter_data_request, SC_txdata);
    11
    // A tristate buffer that allows the same pins on the FPGA to be used both for
    // data to be transmitted, and data received from the RF module. This is used
    // because the RF module is half-duplex in nature.
    11
   tristate buffer(receiver_data_word, transceiver_direction_select, transceiver_data_port);
   assign SC_txen = ~transceiver_direction_select;
   assign SC_rxen = transceiver_direction_select;
   assign shift_L = ~shift;
endmodule
// make_slow_clk
11
// Create the clocks for the keypad poller, the transmitter,
```

```
15
```

```
// and the reciever.
11
module make_slow_clk(clk, reset,
                    keypad_clk, transmitter_clk, receiver_clk);
   input
                  clk;
   input
                 reset;
   output
                 keypad_clk;
   output
                 transmitter_clk;
   output
                 receiver_clk;
         [11:0] count;
   req
   always @(posedge clk or posedge reset)
           if (reset) count = 0;
           else count = count + 1;
   assign keypad_clk = count[11];
   assign transmitter_clk = count[4];
   assign receiver_clk = count[1];
endmodule
```

//
// tristate
//
// tristate buffer that allows for 8 bits of bidirectional
// data. This simply takes in the data for output, and if
// enabled, will output the data. If it is not enabled,
// then the output enters a high-Z state.
//
module tristate(data_in, en, data_out);
 input [7:0] data_in;
 input en;
 output [7:0] data_out;

assign data_out = en ? data_in : 8'bzzzzzzz;
endmodule

TRANSMITTER

```
11
// transmitter.v
11
// Authors: Braden Pellett (bpellett@hmc.edu)
11
              Steven Yan (syan@hmc.edu)
11
// Last updated: 12-7-00
11
\ensuremath{{\prime\prime}}\xspace // The transmitter translates the parallel input into an encoded serial
// output with a special header suitable for input into the RF transceiver.
// When enabled, reads in data words and provides a signal indicating when
// it is read for another word. Disabling causes the transmitter to stop
// sending after the last word. When the data request signal goes low
// after the transmitter has been disabled, this is an indication that
// the transmission is complete.
11
```

input	clk;	// Transmitter's clock signal
input	reset;	// GSR signal
input	enable;	// Transmitter enable
input [7:0]	next_word;	<pre>// Word to be stored and sent</pre>
output	next_read;	// Signal that word has been stored
		<pre>// Final negedge indicated end of transmission</pre>
output	<pre>serial_out;</pre>	// The resultant encoded serial output

```
[2:0] state;
req
      [7:0]
             current_word;
reg
             next_read;
req
      [5:0] counter;
reg
             serial_out;
req
reg [11:0] word_sync_sub_bit_header;
11
// Transmitting FSM
11
always @(posedge clk or posedge reset)
        if (reset) begin
               state <= 'd0;
                current_word <= 8'b0;</pre>
               next_read <= 0;</pre>
                serial_out <= 1;</pre>
                counter <= 'd1;</pre>
                word_sync_sub_bit_header <= 12'b110110100100;</pre>
        11
        // Wait to be enabled.
        11
        end else if (state == 'd0) begin
                next_read <= 0;</pre>
                serial_out <= 1;</pre>
                counter <= 'd1;</pre>
                word_sync_sub_bit_header <= 12'b110110100100;</pre>
                if (enable) state <= 'd1;
                                                        // Start transmission
        11
        // When enabled, load in the first word, and start transmit
        // the header.
        11
        end else if (state == 'dl) begin
                11
                // The end of the header, so get ready to start sending
                // the encoded data.
                11
                if (counter == 'd55) begin
                        serial_out <= 0;</pre>
                        current_word <= next_word;
                        counter[1:0] <= 'd0;
                        counter[4:2] <= 'd1;</pre>
                        state <= 'd2;</pre>
                11
                // After sending 30 low-high signals, send the word sync portion
                // of the header so the receiver knows what the word alignment
                // should be.
                11
                end else if (counter[5]) begin
                        counter <= counter + 1;</pre>
                        serial_out <= word_sync_sub_bit_header[11];</pre>
                        word_sync_sub_bit_header <= {word_sync_sub_bit_header[10:0], ~counter[0]};</pre>
                11
                // Start by sending low-high signals so that the receiver can
                // get in phase with the transmitter clock.
                //
                end else begin
                        counter <= counter + 1;</pre>
                        serial_out <= ~serial_out;</pre>
                end
        //
        // Send the serial encoded data.
        11
        end else if (state == 'd2) begin
                11
                // A sub-FSM to encode each bit of the data word
                11
                case (counter[1:0])
                                                              // Sub-bit 0: 1
                        'd0: begin
```

```
serial_out <= 1;</pre>
                         next_read <= 1;</pre>
                         counter[1:0] <= 'd1;</pre>
                 end
                 'dl: begin
                                                         // Sub-bit 1: data bit value
                         serial_out <= current_word[7];</pre>
                         counter[1:0] <= 'd2;
                 end
                                                         // Sub-bit 2: 0
                 'd2: begin
                         serial_out <= 0;</pre>
                         11
                         // We're at the end of this word, so
                         // deside if and what we need to transmit.
                         11
                         if (counter[4:2] == 'd0) begin
                                  11
                                  // If we are no longer enabled, stop the transmission
                                  11
                                  if (~enable) begin
                                          counter <= 'd0;</pre>
                                           state <= 'd4;</pre>
                                  11
                                  // Otherwise, read in the next piece of data, and indicate
                                  // that we are doing so.
                                  11
                                  end else begin
                                          counter[1:0] <= 'd0;
                                           counter[4:2] <= counter[4:2] + 1;
                                          next_read <= 0;</pre>
                                          current_word <= next_word;</pre>
                                  end
                         11
                         \ensuremath{{\prime}}\xspace // Not at the end of the word, so move on to the next bit
                         11
                         end else begin
                                  counter[1:0] <= 'd0;
                                  counter[4:2] <= counter[4:2] + 1;</pre>
                                  current_word <= {current_word[6:0], 1'b0};</pre>
                         end
                 end
        endcase
11
// Send a sufficiently long tail of "high" to ensure the receiver knows
\ensuremath{\prime\prime}\xspace the transmission has ended before resetting "next_read" so that the
// user knows when the transmitter has finished sending this tail.
11
end else if (state == 'd4) begin
        serial_out <= 1;</pre>
        if (counter == 'd24) state <= 'd0;
        counter <= counter + 1;</pre>
end
```

endmodule

RECEIVER

11

```
// receiver.v
//
// Authors: Braden Pellett (bpellett@hmc.edu)
// Steven Yan (syan@hmc.edu)
//
// Last updated: 12-7-00
//
// Sample the serial signal input and decode any incoming data. Output said
// data, indicate that a transmission is coming in, and output a signal each
// time a new word is available to be read. On the negitive edge of the
// incoming transition signal, the packet of data is either complete or
// ceased to be readable.
// Note: We couldn't seem to get the "incoming_transmission" signal to output
```

```
11
         correctly, so for now just use the state[2] diagnostic output instead.
11
         They really should be the same, but for some reason they aren't.
// Note: Right now, because of some failed trickery, there are two large
11
         registers (storage and sub_bit_register) that are never actually
//
         used at the same time. This might cause the synthesized layout to
//
         be larger than it needs to, or Xilinx may optimize it out, but either
//
         way we were still able to fit the whole thing onto the FPGA, so we didn't
11
         spend the time to come back and clean it up.
11
module receiver(clk, reset, serial_in,
                incoming_transmission, data_ready, data_word,
                tmp_bit, tmp_cnt, state);
                 clk;
                                         // Receiver clock (should sample
   input
                                         // each sub-bit 8 times)
                                         // GSR signal.
   input
                 reset;
                                         // Serial input
   input
                 serial_in;
                 incoming_transmission; // Indicates an incoming packet
   output
                 data_ready;
                                       // Indicates data_word is ready to be read
   output
   output [7:0] data_word;
                                         // Decoded data word
    11
    // Diagnostic data
   11
   output
                 tmp_bit;
                 tmp_bit;
   reg
                 tmp_cnt;
   output
                 tmp_cnt;
   reg
   output [2:0] state;
   reg
               data_ready;
               set_data_ready;
   reg
   reg [7:0] data_word;
   reg [2:0] state;
   reg [17:0] storage;
                                         // Store samples
                                         // Store sub-bits
   reg [11:0] sub_bit_register;
   reg [7:0] bit_register;
                                         // Store bits
   reg [3:0] majority_count;
reg [2:0] sample_count;
                                         // Keep track of the number of 1 samples
                                         // Number of samples taken
   reg [3:0] bit_count;
                                         // Number of bits decoded
   reg [5:0] timeout_timer;
                                         // General use timer
   reg
              is_invalid;
   wire phase_lock;
   wire word_lock;
   wire preamble;
   wire majority;
   wire valid_bit_value;
    11
   // Receiver FSM
    11
   always @(posedge clk or posedge reset)
           if (reset) begin
                   tmp_cnt <= 0;</pre>
                   tmp_bit <= 1;</pre>
                   state <= 'd0;</pre>
                   data_ready <= 0;</pre>
                   set_data_ready <= 0;</pre>
                   data_word <= 8'b0;</pre>
                   storage <= 18'b11111111111111111;</pre>
                   majority_count <= 'b0;</pre>
```

```
sample_count <= 'b0;</pre>
        timeout_timer <= 'b0;</pre>
        bit_count <= 'b0;</pre>
        sub_bit_register <= 'b0;</pre>
        bit_register <= 'b0;</pre>
        is_invalid <= 1;
end else begin
        11
        // This is just stuff for the diagnostic output...
        // It doesn't have to exist for proper operation.
        11
        tmp_cnt <= ~tmp_cnt;</pre>
        tmp_bit <= serial_in;</pre>
        11
        // In the first state, we just keep looking for a phase lock,
        // as defined at the bottom of this file.
        11
        if (state == 'd0) begin
                if (phase_lock) begin
                        state <= 'd1;</pre>
                        majority_count <= serial_in;</pre>
                        sample_count <= 'd2;</pre>
                        timeout_timer <= 'd0;</pre>
                end else
                        storage <= {storage[16:0], serial_in};</pre>
        //
        // Get preamble lock, as defined at the end of this file.
        11
        end else if (state == 'dl) begin
                //
                // We have gotten 8 samples, so record the majority
                // as the sub-bit received.
                11
                if (sample_count == 'd0) begin
                        sub_bit_register <= {sub_bit_register[11:0], majority};</pre>
                        timeout_timer <= timeout_timer + 1;</pre>
                        sample_count <= sample_count + 1;</pre>
                        majority_count <= serial_in;</pre>
                11
                // If our series of sub-bits shows a proper preamble,
                // move on.
                11
                end else if (preamble) begin
                        state <= 'd2;</pre>
                        timeout_timer <= 'd0;</pre>
                11
                // If we timeout before we see a preamble, return to the
                // first state and try to resync on a posedge.
                11
                end else if (timeout_timer == 'd10) begin
                        state <= 'd0;</pre>
                        storage <= 18'b1111111111111111;</pre>
                        majority_count <= majority_count + serial_in;</pre>
                        sample_count <= sample_count + 1;</pre>
                11
                // Otherwise, just keep track of how many samples we've
                // taken since the last sub-bit, and keep track of the
                // majority.
                11
                end else begin
                        majority_count <= majority_count + serial_in;</pre>
                        sample_count <= sample_count + 1;</pre>
                end
        11
        // Get sync byte lock, as defined at the end of this file.
        11
        end else if (state == 'd2) begin
                11
                // We have gotten 8 samples, so record the majority
                // as the sub-bit received.
                11
```

```
if (sample_count == 'd0) begin
                sub_bit_register <= {sub_bit_register[11:0], majority};</pre>
                timeout_timer <= timeout_timer + 1;</pre>
                sample_count <= sample_count + 1;</pre>
                majority_count <= serial_in;</pre>
        11
        // If our series of sub-bits shows a proper sync byte,
        // lock, move on.
        11
        end else if (word_lock) begin
                state <= 'd3;
                timeout_timer <= 'd0;</pre>
                is_invalid <= 1;</pre>
                sample_count <= sample_count + 1;</pre>
                majority_count <= majority_count + serial_in;</pre>
        //
        \ensuremath{{\prime}}\xspace // If we timeout before we see the byte sync sequence, return
        // to the first state and try to resync on a posedge.
        11
        end else if (timeout_timer == 'd36) begin
                state <= 'd0;</pre>
                storage <= 18'b11111111111111111;</pre>
                sample_count <= sample_count + 1;</pre>
                majority_count <= majority_count + serial_in;</pre>
        11
        // Otherwise, just keep track of how many samples we've
        // taken since the last sub-bit, and keep track of the
        // majority.
        11
        end else begin
                sample_count <= sample_count + 1;</pre>
                majority_count <= majority_count + serial_in;</pre>
        end
11
// We've seen the sync sequence, so now wait for the start of data.
// (This is a pre-determined number of sub-bits after the sync
// sequence.)
11
end else if (state == 'd3) begin
        11
        // We have gotten 8 samples, so one more sub-bit has passed.
        11
        if (sample_count == 'd0) begin
                timeout_timer <= timeout_timer + 1;</pre>
                sample_count <= sample_count + 1;</pre>
                majority_count <= serial_in;</pre>
        11
        // We've waited long enough, so move to decode data.
        11
        end else if (timeout_timer == 'd12) begin
                state <= 'd4;
                timeout_timer <= 'd0;</pre>
                bit_count <= 'd0;</pre>
                sample_count <= sample_count + 1;</pre>
                majority_count <= majority_count + serial_in;</pre>
        11
        // Still waiting, so keep track of the number of samples since
        // the last sub-bit.
        11
        end else begin
                sample_count <= sample_count + 1;</pre>
        end
//
// Segment and read the data
11
end else if (state == 'd4) begin
        11
        // We have gotten 8 samples, so record the majority
        // as the sub-bit received.
        11
        if (sample_count == 'd0) begin
```

```
sub_bit_register[2:0] <= {sub_bit_register[1:0], majority};</pre>
                 timeout_timer <= timeout_timer + 1;</pre>
                 sample_count <= sample_count + 1;</pre>
                majority_count <= serial_in;</pre>
        11
        // We have gotten 3 sub-bits, so form these into a
        // single data-bit, and keep track if we have received
        // any valid data-bits for this word.
        11
        end else if (timeout_timer == 'd3) begin
                if (set_data_ready) data_ready <= 1;</pre>
                 is_invalid <= is_invalid & ~valid_bit_value;</pre>
                set_data_ready <= 0;</pre>
                timeout_timer <= 'd0;</pre>
                 sample_count <= sample_count + 1;</pre>
                majority_count <= majority_count + serial_in;</pre>
                bit_count <= bit_count + 1;</pre>
                bit_register <= {bit_register[7:0], sub_bit_register[1]};</pre>
        11
        // We have stored 8 data bits (i.e. a full data word), so
        // now we need to do something with it.
        11
        end else if (bit_count == 'd8) begin
                11
                // The entire data word is invalid, so declare this
                // data packet as over and return to the first state.
                11
                if (is_invalid) begin
                         state <= 'd0;</pre>
                         data_ready <= 0;</pre>
                         set_data_ready <= 0;</pre>
                         data_word <= 8'b0;</pre>
                         storage <= 18'b1111111111111111;
                         majority_count <= 'b0;</pre>
                         sample_count <= 'b0;</pre>
                         timeout_timer <= 'b0;</pre>
                         bit_count <= 'b0;</pre>
                         sub_bit_register <= 'b0;</pre>
                         bit_register <= 'b0;</pre>
                         is_invalid <= 1;
                11
                // We have a at least partially valid word, so output
                // it in parallel and indicate that a new word
                // has arrived.
                11
                end else begin
                         is_invalid <= 1;</pre>
                         data_word <= bit_register;</pre>
                         data_ready <= 0;</pre>
                         set_data_ready <= 1;</pre>
                         bit_count <= 'd0;</pre>
                         sample_count <= sample_count + 1;</pre>
                         majority_count <= majority_count + serial_in;</pre>
                end
        11
        // Otherwise, just keep sampling the input and keeping track
        // of the majority since the last sub-bit.
        11
        end else begin
                sample_count <= sample_count + 1;</pre>
                majority_count <= majority_count + serial_in;</pre>
        end
end
```

11

end

```
// A phase lock is when we find a sufficient well defined positive edge
```

```
// in the sample data. (The old version, commented out right below the
```

```
// new version, originally looked for a whole square pulse of the proper
```

```
// width, but this was impractical because it was taking too long for
// the data slicer in the RF transceiver module to make properly squared
// waves on the output)
11
assign phase_lock = &(~(storage[13:3] ^ 11'b00000111111));
  // assign phase_lock = &(~(storage ^ 18'b10000000111111110));
11
// A preamble is the intial low-high transmission
11
assign preamble = &(~(sub_bit_register[6:0] ^ 7'b0101010));
11
// The word lock is used to let the receiver figure out the word alignment.
// It consists of sub-bits forming data-bits, namely 1100.
11
assign word_lock = &(~(sub_bit_register[11:0] ^ 12'b110110100100));
11
// The indicator of was the majority is in the 8 samples
// of the input: high or low
11
assign majority = majority_count[3] | majority_count[2];
11
// Is the sequence of three sub-bits in the sub-bit register a valid data-bit?
11
assign valid_bit_value = sub_bit_register[2] & ~sub_bit_register[0];
11
// This doesn't work for some reason... we aren't sure why. Just use the state[2]
// diagnostic output instead.
11
assign incoming_transmission = state[2];
```

```
endmodule
```

KEYPAD DECODER

```
11
// keypad_decoder.v
11
// Authors: Braden Pellett (bpellett@hmc.edu)
           Steven Yan (syan@hmc.edu)
11
11
// Last updated: 12-7-00
11
// Poll the keypad to see what the user is typing, and output
// this information as a ASCII character and a signal saying
// there is new data to be read. Refer to the technical report
// for how the keypad is arranged and connected. Basically, it is
// a 4x4 keypad, where the three top keys on the last column are
// shift keys, that allow the first three columns to be selectable
// between different ASCII characters. The lower right hand
// cell is alway "enter" (value 10).
11
```



```
slowclk;
                           // The clocks for scanning
input
             reset_full; // GSR signal
input
input [3:0] rows;
                           // Read results of polling
output [3:0] cols;
                           // Polling outputs
output [2:0] shift;
                           // Indicator for shift keys
                           // Indicate for new data
// Decoded data
             read;
output
output [7:0] data;
reg
       [1:0] state;
req
       [3:0] cols;
       [6:0] data;
req
       [6:0] key;
reg
             read;
req
```

```
[2:0] shift_key;
req
// Scanning FSM (derived from the solution
// to Lab 4 by Prof. David Harris)
11
always @(posedge slowclk or posedge reset_full)
       if (reset_full) begin
               state <= 'd0;</pre>
               cols <= 4'b0111;
               data <= 'd0;
               read <= 0;
               shift <= 3'b0;
       end else if (&rows) begin
                // no key pressed on this column, so keep scanning
               state <= 'd0;</pre>
               cols <= {cols[0], cols[3:1]}; // shift cols right</pre>
       end else if (state == 'd0) begin
                // A key has been pressed...
                if (|shift_key) begin
                       \ensuremath{{\prime}}\xspace // If the key was a shift, activate only this most
                       // recently pressed shift key, or deactivate it if
                       // it turns out that the user hit the shift key
                       // that was active.
                       state <= 'd2;</pre>
                       shift <= (shift & shift_key) ^ shift_key;</pre>
               end else begin
                       // If the key was not a shift, output the new key,
                        // and indicate the key output is changing.
                       state <= 'd1;</pre>
                       read <= 0;
                       data <= key;
               end
       end else if (state == 'd1) begin
                // Create a posedge signal showing that new key information
                // is available.
               state <= 'd2;</pre>
               read <= 1;
       end
        // otherwise wait until all keys are released before continuing
11
// Keypad conversion logic
11
always @(rows or cols or shift)
       if (~cols[3]) begin
               if (~rows[0]) key <= 'd10;
                                                   // <return>
                       else key <= 'd00;
                // Handle shift key press indication
               case (rows)
                       4'b0111: shift_key <= 3'b100;
                       4'b1011: shift_key <= 3'b010;
                       4'b1101: shift_key <= 3'b001;
                       default: shift_key <= 3'b000;</pre>
               endcase
       end else begin
               shift_key <= 3'b000;</pre>
                // Based upon which shift key, if any, is active, decide
                // what a given row and column decode to in ASCII.
               case (shift)
                       3'b100: case ({rows, cols})
                               8'b0111_1110: key <= 'd77; // M
                               8'b1011_1110: key <= 'd80; // P
                               8'b1101_1110: key <= 'd83; // S
                               8'b1110_1110: key <= 'd86; // V
                               8'b0111_1101: key <= 'd78; // N
                               8'b1011_1101: key <= 'd81; // Q
                               8'b1101_1101: key <= 'd84; // T
                               8'b1110_1101: key <= 'd87; // W
```

[2:0] shift;

req

8'b0111_1011: key <= 'd79; // 0 8'b1011_1011: key <= 'd82; // R 8'b1101_1011: key <= 'd85; // U 8'b1110_1011: key <= 'd88; // X default: key <= 'd0;</pre> endcase 3'b010: case ({rows, cols}) 8'b0111_1110: key <= 'd89; // Y 8'b1011_1110: key <= 'd49; // 1 8'b1101_1110: key <= 'd52; // 4 8'b1110_1110: key <= 'd55; // 7 8'b0111_1101: key <= 'd90; // Z 8'b1011_1101: key <= 'd50; // 2 8'b1101_1101: key <= 'd53; // 5 8'b1110_1101: key <= 'd56; // 8 8'b0111_1011: key <= 'd48; // 0 8'b1011_1011: key <= 'd51; // 3 8'b1101_1011: key <= 'd54; // 6 8'b1110_1011: key <= 'd57; // 9 default: key <= 'd0;</pre> endcase 3'b001: case ({rows, cols}) 8'b0111_1110: key <= 'd46; // . 8'b1011_1110: key <= 'd64; // @ 8'b1101_1110: key <= 'd37; // % 8'b1110_1110: key <= 'd38; // & 8'b0111_1101: key <= 'd63; // ? 8'b1011_1101: key <= 'd35; // # 8'b1101_1101: key <= 'd94; // ^ 8'b1110_1101: key <= 'd40; // (8'b0111_1011: key <= 'd33; // ! 8'b1011_1011: key <= 'd36; // \$ 8'b1101_1011: key <= 'd32; // <space> 8'b1110_1011: key <= 'd41; //) default: key <= 'd0;</pre> endcase 8'b1011_1110: key <= 'd68; // D 8'b1101_1110: key <= 'd71; // G 8'b1110_1110: key <= 'd74; // J 8'b0111_1101: key <= 'd66; // B 8'b1011_1101: key <= 'd69; // E 8'b1101_1101: key <= 'd72; // H 8'b1110_1101: key <= 'd75; // K 8'b0111_1011: key <= 'd67; // C 8'b1011_1011: key <= 'd70; // F 8'b1101_1011: key <= 'd73; // I 8'b1110_1011: key <= 'd76; // L default: key <= 'd0;</pre> endcase endcase

end

endmodule

Appendix B | HC11 Assembly Code

```
* Authors: Steve Yan (syan@hmc.edu)
           Braden Pellett (bpellett@hmc.edu)
* Created: November 14, 2000
* Modified: December 7, 2000
* Motorola 68HC11 code for RF Wireless text messaging system interface
* and LCD module LM016 control. The HC11 is controlled via external
* interrupts.
* External Interrupts:
*
       Incoming Data ISR (STRA pin)
*
       Incoming Transmission ISR (IC1I pin (PA2))
*
       Data Request ISR (IC2I pin (PA1))
*
       Keypress ISR (IC3I pin (PA0))
* Set port and register addresses.
REGS
        EQU
              $1000
                      * Base address
PORTA
        EQU
              $1000
                     * Output for LCD Control
PORTA I EQU
              $00
                      * Output for LCD Control
        EQU
              $1004
                      * Output for LCD data
PORTB
                     * Bidirectional Port (I/O between HC11 and FPGA)
PORTC
        EQU
              $1003
              $1005
                      * Latched input for Port C
PORTCL
        EQU
PORTE
        EQU
              $100A
                      * Keypad input
              $02
                      * Parallel I/O Control Register (Port C)
PIOC
        EQU
                      * Data Direction register for Port C
DDRC
        EQU
              $07
                      * 16-bit built in timer
TCNT
        EOU
              $0E
                      * Timer Output Compare 5 (16-bit)
TOC5
        EQU
              $1E
                      * Interrupt signal edge detection
             $21
TCTL2
        EQU
             $22
                      * OCxI flags (enables output compare interrupts)
TMSK1
        EOU
                      * OCxF and ICxF flags (go high after OC match)
TFLG1
        EQU
              $23
PACTL
              $26
                     * Pulse accumulator control register
        EQU
* Program data.
MODE
       EQU
               $09
                       * $00 = transmit, $01 = receive, $02 = idle
                       * $00 = main menu, $01 = send msg, $02 = view history
               $0A
MENU
       EQU
LCDROW EQU
               $0B
                       * Row position of LCD display cursor.
LCDCOL EQU
               $0C
                       * Column position of LCD display cursor.
                       * 1 if max msg size is reached
LCDFLG EQU
               $0D
* 7 = expect ctrl char flag, 6 = handshaking flag, 5 = bad data flag,
* 4 = incoming message flag, 3 = new message flag, 2 = screen update request
IDATFLG EQU
               $0E
TXT_ST EQU
                       * Starting address of text.
               $D006
* Message bookkeeping data. (Addresses)
```

TXHD HSTHD HSTLMT	EQU EQU EQU EQU EQU EQU	<pre>\$00 * Stores address of newest message. \$02 * Stores number of messages currently in the history. \$03 * Stores value of Y Index Register for view history. \$05 * Stores value of Y Index Register for rx/tx data. \$07 * Stores value of last history block. \$19 * Head position of tx data block. \$3A * Address of first message (1st history block). \$00BE * Address of last message (5th history block).</pre>
* Consta *	nts	
M MAIN	EQU	\$00
M_MSG	EQU	\$01
M_HIST	EQU	\$02
M_SEND	EQU	\$03
CC_STX	EQU	\$02 * STX (start of text)
CC_ACK	EQU	\$06 * ACK (postive acknoledgement)
00_11011	220	
*		
* Init v	ariable	5.
*		
	ORG	MODE
FCB	\$02	* Start out idle.
FCB	\$00	* Start in main menu.
FCB	\$00	* LCDROW = 0
FCB	\$00	* $LCDCOL = 0$
FCB	\$00	* LCDFLG = 0

* Interr ******		LOIS. "
ORG	\$00E!	5 * Jump address for Data Request interrupts (IC2).
JMP		isr * Jump to Data Request ISR.
ORG	\$00E	
JMP	itxi	sr * Jump to Incoming Data ISR.
ODC	ć o o pu	- * Tump address for Incoming data interrupts (CUDA)
ORG JMP	\$00E1	E * Jump address for Incoming data interrupts (STRA). isr * Jump to Incoming data interrupt.
0111	Idde.	
* * * * * * * *	*****	* * * * * * * * * * * * *
		ext storage. *
* * * * * * * *	*****	* * * * * * * * * * * *
	ODC	mym om
	ORG	TXT_ST
MMTXT1	FCC	"A. Send message"
NULLBLK	FCB	\$00 * Stop character
MMTXT2	FCC	"B. View history"
FCB	\$00	* Stop character

MMTXT3 FCB \$7E

```
FCB
              $7F
               $00 * Stop character
        FCB
TXTXT
        FCC
               "Transmitting..."
                   * Stop character
        FCB
               $00
SUCCTXT FCC
               "Success! :)"
        FCB
               $00 * Stop character
FAILTXT FCC
               "Failure! :("
        FCB
               $00 * Stop character
*****
* Begin program.
ORG
              $D100
        LDX
              #REGS
              #$DFFF
        LDS
              PORTA_I,X %01000000 * Set transmit enable to 0.
        BCLR
        CLRA
             NUMMSGS
                                   * NUMMSGS = 0
        STAA
        STAA IDATFLG
                                   * Set incoming data flags to 0.
        JSR
             initlcd
                                   * Initiates LCD.
                                   * Clears LCD screen.
        JSR
              clrlcd
                                   * Activate cursor.
        JSR
              cur on
                                   * Display main menu screen.
        JSR
              mm scr
        BSET PACTL,X %1000000
                                  * Setup Port A, pin 7 as output (dir sel)
                                   * Setup external interrupts.
        JSR
               extirq
                                   * Set to receive.
        JSR
              rx_mode
        CLI
                                   * Unmask global interrupts.
keypol
       BRCLR TFLG1,X %0000001 keypol
                                           * Wait for keypress.
* Keypress Poller. (Controlled via IC3I pin (PA0)).
* KeypressPoller()
* {
*
       if (MENU = "Main Menu")
*
              if (keypressed = A) { display send menu }
*
              else if (keypressed = B) { display history }
       else if (MENU = "Send")
*
              if (keypressed = ENTER) {return to main menu and send data}
*
              else if (LCDFLG = 0) { write data to LCD display }
*
       else // must be in "Msg history"
*
              if (keypressed = #$41) // <- key
*
                      look at older message
*
              else
*
                      look at newer message
* }
        BSET
               TFLG1,X %0000001
                                  * Reset polling flag.
        LDAA
               PORTE * Read incoming data on PORTE.
        LDY
               HSTINDX
                             * Get Y value.
                             * Get menu status.
        LDAB MENU
        CMPB
               #M_MAIN
                             * are we looking at the main menu?
```

mmenu write	BEQ CMPB BEQ BRA CMPA BEQ CMPA BEQ BRA CMPA BNE	mmenu #M_MSG write hst1 #\$41 snd #\$42 hst keyend #\$0A write2	 * If yes, do main menu keypress logic. * If not, are we in the send message screen? * If so, do send screen keypress logic. * Else, must be viewing history. * If option A, go to send menu * If option B, go to hist menu * Did we press enter? (send key) * If not, just write to display and memory.
	CLRA STAA JSR LDAA STAA LDY STY BSET JSR LDAA JSR	0,Y transmit_scr tx_mode #CC_STX PORTC #TXHD DATINDX PORTA_I,X %0100 rx_mode #\$01 wait	<pre>* Write stop byte (\$00) if sending. * Display the transmission message * Go into transmit mode * Get the mesg control chracter * Store the control character for output * Get where the written message is stored * Store start of rest of data 00000 * Enable transmission * Timeout waiting.</pre>
	CLRA JSR JSR BRA	cur2 hsk_hdl keyend	* Give ACCA value of #0 * Move to (2,0) * Handle looking for the handshake
write2 keyend	LDAB BNE STAA INY STY JSR BRA	LCDFLG keyend 0,Y HSTINDX writed keypol	 * If LCD not full, then write to memory, LCD. * Write to LCD display. * Return to polling for next keypress.
snd	JSR BRA	snd_scr keyend	Return to poining for next keypress.
hst	JSR BRA	hst_scr keyend	
* * * * * * *	<pre>if (Y == } else { }</pre>	// display new m	of history memory block. nessage. n history memory block. nessage.
		HSTTL) {	of history memory block.

* // display new message. * } * else { * // shift right in history memory block. * // display new message. * } * Else { do nothing } CMPA #\$41 * <- key hst1 BNE hst2 LDD HSTINDX CPD #HSTHD * Are we looking at the first history block? BNE mvleft * If not just shift left one history block. wraptl LDY HSTTL * Wrap to rightmost valid memory block. STY HSTINDX BRA disphst mvleft LDD HSTINDX SUBD #33 * Each memory block is 32 chars + 1 stop byte STD HSTINDX LDY HSTINDX BRA disphst hst2 * -> key CMPA #\$42 BNE gommenu * If -> key not pressed, ignore the input. LDD HSTINDX CPD HSTTL * Are we looking at the last filled memory block? mvright * If not just shift right one history block. BNE wraphd #HSTHD * Move HSTINDX value to leftmost history block. LDY STY HSTINDX BRA disphst mvright LDD HSTINDX * Each memory block is 32 chars + 1 stop byte ADDD #33 STD HSTINDX LDY HSTINDX BRA disphst * Did we press enter? gommenu CMPA #\$0A BNE keyend JSR mm_scr BRA keyend disphst JSR clrlcd JSR display BRA keyend * * * * * MAIN SUBROUTINES. * * Subroutine: extirq * Desc: Setup all interupts to trigger on active edge of their * respective external signals. IC1I also triggers on negative * edge. Incoming TX (IC1I), Data Request (IC2I), * and Incoming Data (STRA) * Input: None * Output: None

```
Reg Mod: A, CCR
extirq
         LDX
                 #REGS
                                 * IC1F, IC2F, IC3F active on pos.
         LDAA
                 #%00010101
         STAA
                 TCTL2,X
                                 * Write to Timer Control Register 2.
                                 * Enable IC1I, IC2I.
         LDAA
                 #%00000110
         STAA
                 TMSK1,X
                                 * Enable interrupts.
                 #%00000111
         LDAA
         STAA
                 TFLG1,X
                                 * Reset flags.
         LDAA
                 PIOC,X
         ORAA
                #%11000010
                                 * STAF = 1, STAI = 1, EGA = 1 (PIOC)
         STAA
                PIOC,X
                                 * Generate IRQ on active edge of ext. signal
         RTS
* Subroutine: txmode
*
       Desc: Setup for transfer of data.
*
       Input: X (points to starts of regs)
*
      Output: None
*
     Reg Mod: A, CCR
* Do not enter tx_mode until Incoming Transmission interrupt is low.
                PORTA_I,X %00000100 tx_mode
tx mode BRSET
         BSET
                 DDRC,X $FF
                                       * Make PORTC an output.
         CLR
                 MODE
                                       * Set mode to transmit.
         BSET
                PACTL,X %1000000
        BCLR
                 PACTL,X %01000000
                                       * Enable transmitter (clear dir sel)
        BCLR
                PORTA_I,X %1000000
        LDAA
                 #$05
                                       * Wait for warmup
         JSR
                 wait
         RTS
*
*
 Subroutine: rxmode
*
       Desc: Setup for reception of data.
*
       Input: X (points to start of regs)
*
      Output: None
*
    Req Mod: A, CCR
* Continue only if incoming data isr pin is low and enable transmit is low.
rx_mode BRCLR PORTA_I,X %01000010 cont_rx
                 rx_mode
         BRA
cont_rx CLR
                 DDRC,X
                                       * Make PORTC an input.
         LDAA
                 #$01
                                       * Set mode to receive
         STAA
                MODE
                                       * Enable receiver (set dir sel)
         BSET
                PORTA_I,X %1000000
                                       * Wait for switching.
         LDAA
                #$05
         JSR
                 wait
exit
        RTS
* Subtroutine: wait
*
        Desc: Wait for acc[A] milliseconds
*
       Input: A
*
      Output: None
*
     Reg Mod: A, CCR
```

*

wait PSHX #2000 wait_spin1 LDX wait_spin2 DEX BNE wait_spin2 DECA BNE wait_spin1 PULX RTS * INTERRUPT SERVICE ROUTINES (ISR). * Incoming Data ISR. (Controlled via STRA pin). idatisr LDX #REGS * Reset STAF bit. LDAA PIOC,X * Read data from latched PORTC data. LDAA PORTCL IDATFLG %00100000 exit8 * If bad data, exit. BRSET * Else if expecting control char, IDATFLG %1000000 cchr1 BRSET IDATFLG %00010000 hdl_msg * Else if reading message, BRSET * Else, exit and ignore the data BRA exit8 * Else do incoming message handling. hdl_msg LDY DATINDX * Load rx position into Y STAA 0,Y * Write data to memory. INY * Increment DATINDX, and store in memory STY DATINDX exit8 RTI cchr1 BCLR IDATFLG %1000000 * Reset control character flag. CMPA #CC_STX * If the control character signifies msg, BNE cchr2 JSR calhblk * Calibrate history memory block. BSET IDATFLG %00010000 * Set 4th bit high (signifies mesg) RTI cchr2 CMPA #CC ACK * Else if control character is handshake, discard BNE IDATFLG %0100000 BSET * Set 6th bit high (signifies handshake) RTI discard BSET IDATFLG %00100000 * Else RTI * Set 5th bit high (signifies bad data).

*

* Incoming Transmission ISR. (Controlled via IC1I pin (PA2))

*

* If interrupted on posedge, setup DATINDX to for recording the incoming * data in the history memory blocks. Also, set PORTC as an input.

* * If interrupted on negedge, then the transmission is either complete or has * been interrupted. itxisr LDX #REGS LDAA #%00000100 * Want to reset IC1F. STAA TFLG1,X * Reset flags. LDAA TCTL2,X CMPA #%00010101 * Are we current set at neg or posedge? BNE negedge posedge LDAA #%00100101 * Make IC1F active on negedge. STAA TCTL2,X BSET IDATFLG %10000000 * Expect control character. BRA exit3 negedge LDAA #%00010101 * Make IC1F active on posedge again. STAA TCTL2,X BCLR IDATFLG %00100000 * Reset bad data flag BRSET IDATFLG %00010000 tx_hsk * If msg received, need to handshake * Otherwise exit BRA exit3 tx_hsk DATINDX LDY CLR 0,Y * Place stop byte at end of mesg. BCLR IDATFLG %00010000 * Clear incoming mesg flag BSET IDATFLG %00001000 * Set new message flag * Go into tx mode to send handshake JSR tx mode * Get the handshake control chracter LDAA #CC ACK STAA PORTC * Store the control character for output * Stored null character LDY #NULLBLK STY * Store start of rest of data DATINDX CLI * Allow for a nested inturrupt BSET PORTA_I,X %0100000 * Enable transmission * Get menu status. LDAB MENU * are we looking at the main menu? CMPB #M_MAIN * If not, don't update it. BNE nupd_mm * Update the main menu, if we are there JSR mm scr2 * enter rx mode when tx completes nupd mm JSR rx mode exit3 RTI * * Subroutine: calhblk * Desc: Finds the next history memory block for storage of * the incoming message. Input: None * Output: None * * Reg Mod: A, Y, CCR calhblk PSHX LDAA NUMMSGS * Check NUMMSGS BNE chklmt * If (NUMMSGS == 0) * INCA Increment NUMMSGS * STAA NUMMSGS * LDX #HSTHD Set to write at the first hist. blk. * STX DATINDX * STX HSTTL Make the tail the head. NEWMSG STX

chklmt default	BRA LDD CPD BNE LDX STX STX BRA LDD ADDD STD STD LDY CPY	exit4 NEWMSG #HSTLMT default #HSTHD DATINDX NEWMSG exit4 NEWMSG #33 NEWMSG DATINDX #HSTLMT HSTL	* Else * * Else * *	if (NEWMSG == HSTLMT) Wrap around to front of hist Shift right by one history b Record new position of newes Record new position.	block.
exit4	BEQ STD PULX RTS	exit4 HSTTL	*	Modify tail position.	
*		ISR. (Controlled	via IC21	[pin (PA1)).	
odatisr	LDX LDY LDAA BNE	<pre>#REGS DATINDX 0,Y cont</pre>			
disable cont	LDX BCLR BRA STAA	#REGS PORTA_I,X %010(exit6 PORTC)0000	* Disable transmission pin on	FPGA
exit6	INY STY BSET RTI	DATINDX TFLG1,X %000000)10	* reset IC2F	
* All LC * "Digit * http:/	CD contro cal Aları //www3.hu	ol subroutines ac m Clock", Jason B mc.edu/~harris/cl	dapted fr Fong, Fer lass/e155		* * *
* INITLO *	CD subro	utine.			
initlcd	LDAA JSR LDAA JSR LDAA JSR LDAA JSR LDAA JSR RTS	<pre>#\$38 writec #\$38 writec #\$38 writec #\$38 writec #\$06 writec #\$0C writec</pre>			

```
* CLRLCD subroutine.
                 #$01
                        * Clear the LCD screen.
clrlcd
         LDAA
         JSR
                 writec
                 LCDROW * Set LCD coordinates.
         CLR
         CLR
                 LCDCOL
                 LCDFLG * Clear LCDFLG.
         CLR
         RTS
*
* CURSORON subroutine.
*
cur_on
         LDAA
                 #$0D
                         * Activate cursor.
         JSR
                 writec
         RTS
* CURSOROFF subroutine.
                 #$0C
cur_off LDAA
         JSR
                 writec
         RTS
*
* CUR1 subroutine.
* Moves the LCD cursor to a column (designated in ACCA) in row 1.
*
cur1
         STAA
                 LCDCOL
         LDAB
                 #1
         STAB
                 LCDROW
                 #$7F
         ADDA
         JSR
                 writec
         RTS
*
* CUR2 subroutine.
* Moves the LCD cursor to a column (designated in ACCA) in row 2.
*
                 LCDCOL
cur2
         STAA
         LDAB
                 #2
         STAB
                 LCDROW
         ADDA
                 #$BF
         JSR
                 writec
         RTS
*
* SUBROUTINE TO WRITE INSTRUCTIONS TO THE LCD DISPLAY MODULE.
* Bit 5 -> R/W, Bit 4 -> RS, Bit 3 -> E
*
writec
                                        * R/W=0, RS=0, E=0
*
                 PORTA_I,X %00111000
         BCLR
         STAA
                 PORTB
                                        * Write controls
*
                                        * E=1
                PORTA_I,X %00001000
         BSET
*
                                        * E=0
```

*

BCLR PORTA_I,X %00001000 * R/W=1 BSET PORTA_I,X %00100000 LDAA #10 * Delay for 10 ms JSR wait RTS * SUBROUTINE TO WRITE DATA TO THE LCD DISPLAY MODULE. * Writes characters to the lcd screen at the cursor position. writed * * R/W=0, RS=1, E=0 BSET PORTA_I,X %00010000 BCLR PORTA_I,X %00101000 STAA * Write character PORTB * * E=1 BSET PORTA_I,X %00001000 * E=0 PORTA_I,X %00001000 BCLR * * R/W=1 PORTA_I,X %00100000 BSET LDAA #2 * Delay for 2ms JSR wait INC LCDCOL * Wrote a char, so increment column position. LDAA LCDCOL CMPA #\$10 * If we see 16, we're at the right boundary. exit5 BNE testrow LDAA LCDROW * If row is 2, then we can't write anymore. * If row is 1, then wrap to (2,0)CMPA #\$02 BNE wrap LDAA #1 * Set max flag STAA LCDFLG BRA exit5 CLRA wrap JSR cur2 exit5 RTS * LCD screen subroutines. * DISPLAY subroutine. * LCD menu options are hard-coded into specific locations in memory. * Prior to calling the display subroutine, the location for the menu * option is loaded into Y. Display increments through memory after * the location in Y until it hits the designated stop character (\$00). display loopd LDAA Ο,Υ * Grab current character from menu position. BEQ dispend * If character is \$00 (stop byte), terminate. JSR writed INY BRA display

```
dispend RTS
```


mm_scr	JSR JSR LDAA STAA LDY JSR CLRA JSR LDY JSR	#M_MAIN MENU * #MMTXT1 * display * cur2 * #MMTXT2 *	<pre>Hide cursor. Set menu mode to "main menu" (\$00) Set Y to start of main menu screen text (line 1). Display the text. Give ACCA value of #0 Move to (2,0) Set Y to start of main menu screen text (line 2). Display the text.</pre>
mm_scr2	BRCLR BCLR LDAA JSR LDAA JSR LDAA JSR LDAA JSR	IDATFLG %(IDATFLG %(#\$03 cur2 #\$7E writed #\$10 cur2 #\$7F writed	00001000 mm_scr3 * Don't indicate new message 00001000
mm_scr3	RTS		
snd_scr	JSR JSR LDAA STAA LDY STY RTS	#TXHD ·	* Set menu mode to "send screen" (\$01) * Set Y to increment across TX memory block * Store Y
transmit	_scr JSR LDAA STAA LDY JSR JSR RTS	clrlcd #M_SEND MENU #TXTXT display cur_off	
hst_scr	LDAB LDAA BEQ LDY STY JSR JSR	NUMMSGS * exit2 NEWMSG *	Get keypress. If no messages in queue, do nothing. Else, load the newest message into the screen. display needs to have starting address of data.
exit2	LDAA STAA RTS		Set MENU to "Message History". The keypress ISR relies on this data to correctly interpret keypresses.


*


* This is here in subroutine form only because we were branching * out of range in the main key poller. * hsk_hdl IDATFLG %01000000 succtx * Check if handshake received. BRSET * * If no handshake received, give failure message. LDY #FAILTXT * Set Y to start of fail text. * Display the text. JSR display cur_off * Hide cursor. JSR BRA gomain succtx * If handshake received, give successful message. * LDY #SUCCTXT * Set Y to start of succeed text. * Display the text. JSR display BCLR IDATFLG %01000000 * Clear handshake flag BRCLRTFLG1,X %0000001 gomain* Wait for keypress.BSETTFLG1,X %00000001* Reset polling flag. gomain mm_scr JSR RTS


Appendix C | Keypad Layout

The keypad layout is able to use more than 16 characters by using a shifting technique to switch between different sets of characters. The shift keys are the upper three keys on the rightmost column of the keypad. The dark black dot in the diagrams signify which shift key activates which set of characters.









Appendix D | FPGA Pinout

Pinout by Pin Name:

Pin Name	Direction	Pin Number	
SC_rxdata		 P18	
SC_rxen	OUTPUT	P10	
SC_txdata	OUTPUT	P8	
SC_txen	OUTPUT	P9	
clk	INPUT	P13	
keypad_cols<0>	OUTPUT	P36	
keypad_cols<1>	OUTPUT	P35	
keypad_cols<2>	OUTPUT	P29	
keypad_cols<3>	OUTPUT	P28	
keypad_data_port<0>	OUTPUT	P70	
keypad_data_port<1>	OUTPUT	P69	
keypad_data_port<2>	OUTPUT	P68	
keypad_data_port<3>	OUTPUT	P67	
keypad_data_port<4>	OUTPUT	P66	
keypad_data_port<5>	OUTPUT	P65	
keypad_data_port<6>	OUTPUT	P62	
keypad_data_port<7>	OUTPUT	P61	
keypad_data_ready	OUTPUT	P72	
keypad_rows<0>	INPUT	P38	
keypad_rows<1>	INPUT	P39	
keypad_rows<2>	INPUT	P40	
keypad rows<3>	INPUT	P44	
receiver_clk	OUTPUT	P46	
receiver_data_ready	OUTPUT	P59	
receiver_incoming_transmission	OUTPUT	P45	
reset L	INPUT	P19	
shift_L<0>	OUTPUT	P25	
shift_L<1>	OUTPUT	P24	
shift_L<2>	OUTPUT	P23	
tmp_bit	OUTPUT	P48	
tmp_cnt	OUTPUT	P47	
tmp_state<0>	OUTPUT	P51	
tmp_state<1>	OUTPUT	P50	
tmp_state<2>	OUTPUT	P49	
transceiver_data_port<0>	BIDIR	P84	
transceiver_data_port<1>	BIDIR	P83	
transceiver_data_port<2>	BIDIR	P82	
transceiver_data_port<3>	BIDIR	P81	
transceiver_data_port<4>	BIDIR	P80	
transceiver_data_port<5>	BIDIR	P79	
transceiver_data_port<6>	BIDIR	P78	
transceiver_data_port<7>	BIDIR	P77	
transceiver_direction_select	INPUT	P56	
transmitter_data_request	OUTPUT	P58	
transmitter_enable	INPUT	P57	

Appendix E | Final Product

