HMC-Cadence Web Page

Cadence University Program Member

Harvey Mudd College rejoined the Cadence University Program in 2008.

We have taped out and successfully tested a cryptography accelerator test chip in the IBM 130 nm process through MOSIS.

We also have moved our E158 labs to the Cadence and Synopsys flow described by Brunvand and have taped out nine chips in the 0.6 micron ON Semi process. We primarily use the Cadence Custom IC package.

We use Allegro for some PCB designs.

This site last updated December 2018 by Prof. David Harris. 

And now, a word from their lawyers...

Cadence is a registered trademark of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134.

Information is provided 'as is' without warranty of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise. Please use this information at your own risk. We recommend using it on a copy of your data to be sure you understand what it does under your conditions. Keep your master intact until you are satisfied with the use of this information within your environment.